{"id":"https://openalex.org/W4412482572","doi":"https://doi.org/10.1109/wfcs63373.2025.11077643","title":"Ultra-wideband System Simulation Using SystemC-AMS in Industrial Environment","display_name":"Ultra-wideband System Simulation Using SystemC-AMS in Industrial Environment","publication_year":2025,"publication_date":"2025-06-10","ids":{"openalex":"https://openalex.org/W4412482572","doi":"https://doi.org/10.1109/wfcs63373.2025.11077643"},"language":"en","primary_location":{"id":"doi:10.1109/wfcs63373.2025.11077643","is_oa":false,"landing_page_url":"https://doi.org/10.1109/wfcs63373.2025.11077643","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 21st International Conference on Factory Communication Systems (WFCS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002542083","display_name":"Shrief Rizkalla","orcid":"https://orcid.org/0000-0003-1037-1844"},"institutions":[{"id":"https://openalex.org/I4210123126","display_name":"Silicon Austria Labs (Austria)","ror":"https://ror.org/03b1qgn79","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210123126"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Shrief Rizkalla","raw_affiliation_strings":["Silicon Austria Labs,Linz,Austria,4040"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon Austria Labs,Linz,Austria,4040","institution_ids":["https://openalex.org/I4210123126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087155397","display_name":"Antonius Dorda","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Antonius Dorda","raw_affiliation_strings":["NXP Semiconductors Austria GmbH & Co KG, Business Line Advanced Analog,Gratkorn,Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors Austria GmbH & Co KG, Business Line Advanced Analog,Gratkorn,Austria","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014916508","display_name":"Andreas Gaich","orcid":"https://orcid.org/0000-0001-5048-8591"},"institutions":[{"id":"https://openalex.org/I4210123126","display_name":"Silicon Austria Labs (Austria)","ror":"https://ror.org/03b1qgn79","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210123126"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Andreas Gaich","raw_affiliation_strings":["Silicon Austria Labs,Linz,Austria,4040"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon Austria Labs,Linz,Austria,4040","institution_ids":["https://openalex.org/I4210123126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5119008964","display_name":"Florian Peter Michelic","orcid":null},"institutions":[{"id":"https://openalex.org/I4210123126","display_name":"Silicon Austria Labs (Austria)","ror":"https://ror.org/03b1qgn79","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210123126"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Florian Peter Michelic","raw_affiliation_strings":["Silicon Austria Labs,Linz,Austria,4040"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon Austria Labs,Linz,Austria,4040","institution_ids":["https://openalex.org/I4210123126"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035285876","display_name":"Shilpa Shyam","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127953","display_name":"FH K\u00e4rnten","ror":"https://ror.org/036w00e23","country_code":"AT","type":"education","lineage":["https://openalex.org/I4210127953"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Shilpa Shyam","raw_affiliation_strings":["Carinthia University of Applied Sciences,Department of Integrated Systems and Circuit Design,Villach,Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carinthia University of Applied Sciences,Department of Integrated Systems and Circuit Design,Villach,Austria","institution_ids":["https://openalex.org/I4210127953"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052124660","display_name":"Wolfgang Scherr","orcid":"https://orcid.org/0009-0003-0257-6425"},"institutions":[{"id":"https://openalex.org/I4210127953","display_name":"FH K\u00e4rnten","ror":"https://ror.org/036w00e23","country_code":"AT","type":"education","lineage":["https://openalex.org/I4210127953"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Wolfgang Scherr","raw_affiliation_strings":["Carinthia University of Applied Sciences,Department of Integrated Systems and Circuit Design,Villach,Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Carinthia University of Applied Sciences,Department of Integrated Systems and Circuit Design,Villach,Austria","institution_ids":["https://openalex.org/I4210127953"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5115751261","display_name":"Dennis Jeurissen","orcid":null},"institutions":[{"id":"https://openalex.org/I109147379","display_name":"NXP (Netherlands)","ror":"https://ror.org/059be4e97","country_code":"NL","type":"company","lineage":["https://openalex.org/I109147379"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Dennis Jeurissen","raw_affiliation_strings":["NXP Semiconductors Austria GmbH & Co KG, Business Line Advanced Analog,Gratkorn,Austria"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors Austria GmbH & Co KG, Business Line Advanced Analog,Gratkorn,Austria","institution_ids":["https://openalex.org/I109147379"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050482240","display_name":"Bernhard Auinger","orcid":"https://orcid.org/0000-0002-9244-6426"},"institutions":[{"id":"https://openalex.org/I4210123126","display_name":"Silicon Austria Labs (Austria)","ror":"https://ror.org/03b1qgn79","country_code":"AT","type":"company","lineage":["https://openalex.org/I4210123126"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"Bernhard Auinger","raw_affiliation_strings":["Silicon Austria Labs,Linz,Austria,4040"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon Austria Labs,Linz,Austria,4040","institution_ids":["https://openalex.org/I4210123126"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5002542083"],"corresponding_institution_ids":["https://openalex.org/I4210123126"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.16755483,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10651","display_name":"IPv6, Mobility, Handover, Networks, Security","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.9020925760269165},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6351481676101685},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.6285296678543091},{"id":"https://openalex.org/keywords/vhdl-ams","display_name":"VHDL-AMS","score":0.595425009727478},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4879884123802185},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3404198884963989},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.24672049283981323},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16968262195587158},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.16111594438552856},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.10660263895988464}],"concepts":[{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.9020925760269165},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6351481676101685},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.6285296678543091},{"id":"https://openalex.org/C2776513426","wikidata":"https://www.wikidata.org/wiki/Q2744740","display_name":"VHDL-AMS","level":4,"score":0.595425009727478},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4879884123802185},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3404198884963989},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.24672049283981323},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16968262195587158},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.16111594438552856},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.10660263895988464}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/wfcs63373.2025.11077643","is_oa":false,"landing_page_url":"https://doi.org/10.1109/wfcs63373.2025.11077643","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 21st International Conference on Factory Communication Systems (WFCS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320317705","display_name":"NXP Semiconductors","ror":"https://ror.org/059be4e97"},{"id":"https://openalex.org/F4320318209","display_name":"Silicon Austria Labs","ror":"https://ror.org/03b1qgn79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2019419295","https://openalex.org/W2062652918","https://openalex.org/W2120255160","https://openalex.org/W2124954100","https://openalex.org/W2131999424","https://openalex.org/W2148656332","https://openalex.org/W2168626603","https://openalex.org/W2350778671","https://openalex.org/W2735962504","https://openalex.org/W2906986429","https://openalex.org/W3185396477","https://openalex.org/W3192234864","https://openalex.org/W4310446039","https://openalex.org/W4403447040"],"related_works":["https://openalex.org/W1885396597","https://openalex.org/W2105092668","https://openalex.org/W1550409889","https://openalex.org/W1830510111","https://openalex.org/W2039065447","https://openalex.org/W2208074837","https://openalex.org/W1512776169","https://openalex.org/W2433013732","https://openalex.org/W2550715360","https://openalex.org/W2013523126"],"abstract_inverted_index":{"The":[0,55],"need":[1],"for":[2,73,99],"early":[3,33],"verification":[4,34],"of":[5,10,45,95],"functional":[6],"and":[7,27,80,87,101],"performance":[8,67],"aspects":[9],"RF":[11],"systems":[12],"has":[13],"become":[14],"invaluable":[15],"to":[16,31,61,70,89],"match":[17],"the":[18,42,65,77,93],"rapid":[19],"market":[20],"growth.":[21],"SystemC-AMS":[22,97],"is":[23,58,68],"a":[24,28,46],"prominent":[25],"language":[26,98],"key":[29],"enabler":[30],"achieve":[32],"during":[35],"development.":[36],"In":[37],"this":[38],"paper,":[39],"we":[40],"present":[41],"simulation":[43,90],"results":[44],"full":[47],"Ultra-Wideband":[48],"(UWB)":[49],"system":[50],"implemented":[51,59],"completely":[52],"using":[53,96],"SystemC-AMS.":[54],"UWB":[56],"channel":[57],"according":[60],"IEEE":[62],"802.15.4a,":[63],"where":[64],"channel\u2019s":[66],"compared":[69,88],"MATLAB\u2019s":[71],"implementation":[72],"verification.":[74,102],"Measurements":[75],"in":[76,81],"anechoic":[78],"chamber":[79],"an":[82],"industrial":[83],"environment":[84],"are":[85],"performed":[86],"results,":[91],"verifying":[92],"feasibility":[94],"design":[100]},"counts_by_year":[],"updated_date":"2026-05-05T08:41:31.759640","created_date":"2025-10-10T00:00:00"}