{"id":"https://openalex.org/W2100427805","doi":"https://doi.org/10.1109/wcnc.2003.1200391","title":"Low power and hardware efficient decimation filter","display_name":"Low power and hardware efficient decimation filter","publication_year":2004,"publication_date":"2004-01-24","ids":{"openalex":"https://openalex.org/W2100427805","doi":"https://doi.org/10.1109/wcnc.2003.1200391","mag":"2100427805"},"language":"en","primary_location":{"id":"doi:10.1109/wcnc.2003.1200391","is_oa":false,"landing_page_url":"https://doi.org/10.1109/wcnc.2003.1200391","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2003 IEEE Wireless Communications and Networking, 2003. WCNC 2003.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016582938","display_name":"Khalid H. Abed","orcid":"https://orcid.org/0000-0002-5203-2907"},"institutions":[{"id":"https://openalex.org/I19648265","display_name":"Wright State University","ror":"https://ror.org/04qk6pt94","country_code":"US","type":"education","lineage":["https://openalex.org/I19648265"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.H. Abed","raw_affiliation_strings":["Department of Electrical Engineering, Wright State University, Dayton, OH, USA","Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Wright State University, Dayton, OH, USA","institution_ids":["https://openalex.org/I19648265"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA","institution_ids":["https://openalex.org/I19648265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111942592","display_name":"S.B. Nerurkar","orcid":null},"institutions":[{"id":"https://openalex.org/I19648265","display_name":"Wright State University","ror":"https://ror.org/04qk6pt94","country_code":"US","type":"education","lineage":["https://openalex.org/I19648265"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.B. Nerurkar","raw_affiliation_strings":["Department of Electrical Engineering, Wright State University, Dayton, OH, USA","Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Wright State University, Dayton, OH, USA","institution_ids":["https://openalex.org/I19648265"]},{"raw_affiliation_string":"Dept. of Electr. Eng., Wright State Univ., Dayton, OH, USA","institution_ids":["https://openalex.org/I19648265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I19648265"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.174736,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"1","issue":null,"first_page":"454","last_page":"459"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11233","display_name":"Advanced Adaptive Filtering Techniques","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2206","display_name":"Computational Mechanics"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/decimation","display_name":"Decimation","score":0.9324719905853271},{"id":"https://openalex.org/keywords/cascaded-integrator\u2013comb-filter","display_name":"Cascaded integrator\u2013comb filter","score":0.6201930642127991},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5787218809127808},{"id":"https://openalex.org/keywords/infinite-impulse-response","display_name":"Infinite impulse response","score":0.5484318733215332},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5322446823120117},{"id":"https://openalex.org/keywords/filter-design","display_name":"Filter design","score":0.5239601135253906},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5140212774276733},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5003752708435059},{"id":"https://openalex.org/keywords/low-pass-filter","display_name":"Low-pass filter","score":0.49413707852363586},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.48314422369003296},{"id":"https://openalex.org/keywords/prototype-filter","display_name":"Prototype filter","score":0.4810098111629486},{"id":"https://openalex.org/keywords/high-pass-filter","display_name":"High-pass filter","score":0.46933192014694214},{"id":"https://openalex.org/keywords/root-raised-cosine-filter","display_name":"Root-raised-cosine filter","score":0.4645656645298004},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.46096277236938477},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4529489576816559},{"id":"https://openalex.org/keywords/digital-filter","display_name":"Digital filter","score":0.44948631525039673},{"id":"https://openalex.org/keywords/butterworth-filter","display_name":"Butterworth filter","score":0.4231753945350647},{"id":"https://openalex.org/keywords/voltage-controlled-filter","display_name":"Voltage-controlled filter","score":0.4191967248916626},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24694794416427612}],"concepts":[{"id":"https://openalex.org/C173642442","wikidata":"https://www.wikidata.org/wiki/Q1253346","display_name":"Decimation","level":3,"score":0.9324719905853271},{"id":"https://openalex.org/C185455795","wikidata":"https://www.wikidata.org/wiki/Q1046877","display_name":"Cascaded integrator\u2013comb filter","level":5,"score":0.6201930642127991},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5787218809127808},{"id":"https://openalex.org/C183816354","wikidata":"https://www.wikidata.org/wiki/Q665617","display_name":"Infinite impulse response","level":4,"score":0.5484318733215332},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5322446823120117},{"id":"https://openalex.org/C22597639","wikidata":"https://www.wikidata.org/wiki/Q5449227","display_name":"Filter design","level":3,"score":0.5239601135253906},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5140212774276733},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5003752708435059},{"id":"https://openalex.org/C44682112","wikidata":"https://www.wikidata.org/wiki/Q918242","display_name":"Low-pass filter","level":3,"score":0.49413707852363586},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.48314422369003296},{"id":"https://openalex.org/C175742284","wikidata":"https://www.wikidata.org/wiki/Q1415537","display_name":"Prototype filter","level":4,"score":0.4810098111629486},{"id":"https://openalex.org/C156137958","wikidata":"https://www.wikidata.org/wiki/Q262754","display_name":"High-pass filter","level":4,"score":0.46933192014694214},{"id":"https://openalex.org/C76826599","wikidata":"https://www.wikidata.org/wiki/Q1248611","display_name":"Root-raised-cosine filter","level":4,"score":0.4645656645298004},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.46096277236938477},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4529489576816559},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.44948631525039673},{"id":"https://openalex.org/C70757512","wikidata":"https://www.wikidata.org/wiki/Q1018162","display_name":"Butterworth filter","level":5,"score":0.4231753945350647},{"id":"https://openalex.org/C126955663","wikidata":"https://www.wikidata.org/wiki/Q1638353","display_name":"Voltage-controlled filter","level":5,"score":0.4191967248916626},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24694794416427612},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/wcnc.2003.1200391","is_oa":false,"landing_page_url":"https://doi.org/10.1109/wcnc.2003.1200391","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2003 IEEE Wireless Communications and Networking, 2003. WCNC 2003.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1535749512","https://openalex.org/W1538505070","https://openalex.org/W1540691382","https://openalex.org/W1575732032","https://openalex.org/W3151844557","https://openalex.org/W6632461830"],"related_works":["https://openalex.org/W3082349533","https://openalex.org/W2291646903","https://openalex.org/W2366249720","https://openalex.org/W2905964144","https://openalex.org/W2490016060","https://openalex.org/W4382808716","https://openalex.org/W2033412259","https://openalex.org/W1972832275","https://openalex.org/W4384518420","https://openalex.org/W2393628487"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,30,78,84],"novel":[4],"implementation":[5],"of":[6,63,81,87],"low":[7],"power":[8,79],"and":[9,23,29,52,58,83],"hardware":[10,61,85],"efficient":[11],"digital":[12],"decimation":[13,48,65,75,92],"filter.":[14,33],"We":[15],"use":[16],"multi-stage":[17],"multi-rate":[18],"signal":[19],"processing":[20],"to":[21,90],"design":[22],"implement":[24],"poly-phase":[25],"half-band":[26],"FIR":[27],"filters":[28],"band-pass":[31,35],"IIR":[32,36],"The":[34,47,60,73],"filter":[37,49,66,76],"is":[38,50,67],"realized":[39],"by":[40],"cascading":[41],"six":[42],"second":[43],"order":[44],"all-pass":[45],"filters.":[46,93],"designed":[51],"simulated":[53],"using":[54,69],"Simulink,":[55],"DSP":[56],"blockset":[57],"Matlab.":[59],"realization":[62],"the":[64],"obtained":[68],"FPGA":[70],"Xilinx":[71],"technology.":[72],"resulting":[74],"has":[77],"reduction":[80],"42%":[82],"saving":[86],"61%":[88],"compared":[89],"conventional":[91]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}