{"id":"https://openalex.org/W4213324925","doi":"https://doi.org/10.1109/wcae53984.2021.9707615","title":"Digital Design and RISC-V Computer Architecture Textbook","display_name":"Digital Design and RISC-V Computer Architecture Textbook","publication_year":2021,"publication_date":"2021-06-17","ids":{"openalex":"https://openalex.org/W4213324925","doi":"https://doi.org/10.1109/wcae53984.2021.9707615"},"language":"en","primary_location":{"id":"doi:10.1109/wcae53984.2021.9707615","is_oa":false,"landing_page_url":"https://doi.org/10.1109/wcae53984.2021.9707615","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 ACM/IEEE Workshop on Computer Architecture Education (WCAE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065027413","display_name":"Sarah Harris","orcid":"https://orcid.org/0000-0002-2807-9529"},"institutions":[{"id":"https://openalex.org/I133999245","display_name":"University of Nevada, Las Vegas","ror":"https://ror.org/0406gha72","country_code":"US","type":"education","lineage":["https://openalex.org/I133999245"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sarah L. Harris","raw_affiliation_strings":["University of Nevada,Electrical and Computer Eng.,Las Vegas,NV,USA","Electrical and Computer Eng., University of Nevada, Las Vegas, NV, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Nevada,Electrical and Computer Eng.,Las Vegas,NV,USA","institution_ids":["https://openalex.org/I133999245"]},{"raw_affiliation_string":"Electrical and Computer Eng., University of Nevada, Las Vegas, NV, USA","institution_ids":["https://openalex.org/I133999245"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101661944","display_name":"David Harris","orcid":"https://orcid.org/0000-0001-9075-5965"},"institutions":[{"id":"https://openalex.org/I133543626","display_name":"Harvey Mudd College","ror":"https://ror.org/025ecfn45","country_code":"US","type":"education","lineage":["https://openalex.org/I133543626"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David Harris","raw_affiliation_strings":["Harvey Mudd College,Department of Engineering,Claremont,CA,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Harvey Mudd College,Department of Engineering,Claremont,CA,USA","institution_ids":["https://openalex.org/I133543626"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5062,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.70781454,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.7073000073432922,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.7073000073432922,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.6736999750137329,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7356390357017517},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5838552713394165},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5546339750289917},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.48746538162231445},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.23890253901481628},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.2239162027835846}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7356390357017517},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5838552713394165},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5546339750289917},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.48746538162231445},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.23890253901481628},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.2239162027835846},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/wcae53984.2021.9707615","is_oa":false,"landing_page_url":"https://doi.org/10.1109/wcae53984.2021.9707615","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 ACM/IEEE Workshop on Computer Architecture Education (WCAE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Sustainable cities and communities","score":0.46000000834465027,"id":"https://metadata.un.org/sdg/11"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W1491248193"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W2038503502","https://openalex.org/W2035206467","https://openalex.org/W2512308948","https://openalex.org/W2068921804"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2,120],"the":[3,91,140],"authors\u2019":[4],"Digital":[5],"Design":[6],"and":[7,24,36,50,57,70,86,107,114,130,136,147,157],"Computer":[8],"Architecture:":[9],"RISC-V":[10,92,102],"Edition":[11],"textbook.":[12],"The":[13,42,117,133],"book":[14],"presents":[15],"a":[16],"unified":[17],"1-or":[18],"2-semester":[19],"course":[20],"on":[21,79],"digital":[22,47,73,151],"design":[23,48,60,88,100,122,152],"computer":[25,84],"architecture.":[26],"We":[27],"have":[28],"found":[29],"that":[30],"learning":[31],"these":[32,80],"topics":[33],"together":[34],"clarifies":[35],"solidifies":[37],"understanding":[38],"of":[39,150],"both":[40],"concepts.":[41],"textbook":[43,118],"begins":[44],"by":[45,89],"describing":[46,108],"concepts":[49,81],"techniques,":[51],"from":[52],"number":[53],"systems,":[54],"logic":[55,121],"gates,":[56],"transistor-level":[58],"gate":[59],"to":[61,82,99],"synchronous":[62],"sequential":[63],"circuits":[64],"such":[65],"as":[66],"finite":[67],"state":[68],"machines":[69],"other":[71],"common":[72],"building":[74],"blocks.":[75],"It":[76],"then":[77],"builds":[78],"teach":[83],"architecture":[85,95],"processor":[87],"introducing":[90],"instruction":[93],"set":[94],"(ISA),":[96],"showing":[97],"how":[98],"three":[101],"processors":[103],"with":[104],"limited":[105],"instructions,":[106],"various":[109],"memory":[110],"organizations,":[111],"including":[112,153],"caches":[113],"virtual":[115],"memory.":[116],"also":[119],"using":[123],"hardware":[124],"description":[125],"languages":[126],"(HDLs),":[127],"covering":[128],"SystemVerilog":[129],"VHDL":[131],"side-by-side.":[132],"optional":[134],"appendices":[135],"online":[137],"chapters":[138],"introduce":[139],"C":[141],"programming":[142],"language,":[143],"embedded":[144],"system":[145],"design,":[146,156],"practical":[148],"aspects":[149],"breadboarding,":[154],"ASIC":[155],"transmission":[158],"lines.CCS":[159],"CONCEPTS":[160],"\u2022":[161,163,166],"Architectures":[162],"Embedded":[164],"Systems":[165],"Logic":[167]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2024,"cited_by_count":4}],"updated_date":"2026-06-22T08:00:12.763002","created_date":"2025-10-10T00:00:00"}