{"id":"https://openalex.org/W4213110977","doi":"https://doi.org/10.1109/wcae53984.2021.9707149","title":"Ripes: A Visual Computer Architecture Simulator","display_name":"Ripes: A Visual Computer Architecture Simulator","publication_year":2021,"publication_date":"2021-06-17","ids":{"openalex":"https://openalex.org/W4213110977","doi":"https://doi.org/10.1109/wcae53984.2021.9707149"},"language":"en","primary_location":{"id":"doi:10.1109/wcae53984.2021.9707149","is_oa":false,"landing_page_url":"https://doi.org/10.1109/wcae53984.2021.9707149","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 ACM/IEEE Workshop on Computer Architecture Education (WCAE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067820921","display_name":"Morten B. Petersen","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Morten B. Petersen","raw_affiliation_strings":[],"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5067820921"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.7634,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.90848848,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"8"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-architecture-simulator","display_name":"Computer architecture simulator","score":0.8261731266975403},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8099396824836731},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.7102378606796265},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.6923446655273438},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6893605589866638},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6135018467903137},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5885101556777954},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5696092844009399},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5389348864555359},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4328910708427429},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.33912813663482666},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.20912989974021912}],"concepts":[{"id":"https://openalex.org/C201203610","wikidata":"https://www.wikidata.org/wiki/Q5157524","display_name":"Computer architecture simulator","level":2,"score":0.8261731266975403},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8099396824836731},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.7102378606796265},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.6923446655273438},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6893605589866638},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6135018467903137},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5885101556777954},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5696092844009399},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5389348864555359},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4328910708427429},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.33912813663482666},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.20912989974021912},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/wcae53984.2021.9707149","is_oa":false,"landing_page_url":"https://doi.org/10.1109/wcae53984.2021.9707149","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 ACM/IEEE Workshop on Computer Architecture Education (WCAE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W141583583","https://openalex.org/W220440441","https://openalex.org/W957890233","https://openalex.org/W1522250664","https://openalex.org/W1964950829","https://openalex.org/W1973271010","https://openalex.org/W1983394510","https://openalex.org/W1984332084","https://openalex.org/W2045489820","https://openalex.org/W2104225326","https://openalex.org/W2137108057","https://openalex.org/W2147657366","https://openalex.org/W2169045496","https://openalex.org/W2963415164","https://openalex.org/W3033074846","https://openalex.org/W4240172596","https://openalex.org/W4246166885","https://openalex.org/W6631155369"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4200599950","https://openalex.org/W4310584696","https://openalex.org/W4237840813","https://openalex.org/W4364295250","https://openalex.org/W4250432526","https://openalex.org/W2128502296","https://openalex.org/W4385730960","https://openalex.org/W2141090099"],"abstract_inverted_index":{"Ripes":[0,16,89,105],"is":[1,17,106,113],"a":[2,22,33,47,61,65,93],"visual":[3,34],"computer":[4],"architecture":[5],"simulator":[6],"built":[7],"around":[8,32,101],"the":[9,44,53,73,78,98,115],"RISC-V":[10],"ISA.":[11],"The":[12],"main":[13],"feature":[14],"of":[15,21,46,56,76,117,144],"its":[18],"tight":[19],"integration":[20],"built-in":[23],"assembler,":[24],"compiler":[25],"support,":[26],"and":[27,112],"cache":[28],"simulator,":[29],"all":[30],"centered":[31],"microarchitecture":[35],"simulator.":[36],"Several":[37],"microarchitectural":[38],"models":[39],"are":[40],"provided":[41],"to":[42,64],"explore":[43],"evolutions":[45],"typical":[48],"processor":[49],"pipeline,":[50],"such":[51],"as":[52,83,85,125,127],"different":[54],"iterations":[55],"processors":[57],"when":[58],"going":[59],"from":[60],"single-cycle":[62],"model":[63],"classic":[66],"RISC":[67],"five-stage":[68],"pipeline.":[69],"This":[70],"paper":[71],"details":[72],"core":[74],"features":[75],"Ripes,":[77],"design":[79],"decisions":[80],"behind":[81],"them,":[82],"well":[84,126],"thoughts":[86],"on":[87,149],"how":[88],"may":[90],"fit":[91],"into":[92],"larger":[94],"ecosystem":[95],"by":[96],"joining":[97],"growing":[99],"movement":[100],"open":[102],"hardware":[103],"toolchains.":[104],"an":[107],"actively":[108],"maintained":[109],"open-source":[110],"project":[111],"at":[114,122],"time":[116],"writing":[118],"used":[119],"in":[120,128],"teaching":[121],"various":[123],"universities,":[124],"nonacademic":[129],"settings.ACM":[130],"Reference":[131],"Format:Morten":[132],"B.":[133],"Petersen.":[134],"2021.":[135],"Ripes:":[136],"A":[137],"Visual":[138],"Computer":[139,150],"Architecture":[140,151],"Simulator.":[141],"In":[142],"Proceedings":[143],"WCAE":[145],"\u201921:":[146],"IEEE":[147],"Workshop":[148],"Education":[152],"(WCAE":[153],"\u201921).":[154],"ACM,":[155],"New":[156],"York,":[157],"NY,":[158],"USA,":[159],"8":[160],"pages.":[161]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}