{"id":"https://openalex.org/W4411173468","doi":"https://doi.org/10.1109/vts65138.2025.11022916","title":"CHEF: CHaracterizing Elusive Logic Circuit Failures","display_name":"CHEF: CHaracterizing Elusive Logic Circuit Failures","publication_year":2025,"publication_date":"2025-04-28","ids":{"openalex":"https://openalex.org/W4411173468","doi":"https://doi.org/10.1109/vts65138.2025.11022916"},"language":"en","primary_location":{"id":"doi:10.1109/vts65138.2025.11022916","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts65138.2025.11022916","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 43rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029323709","display_name":"Ruben Purdy","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ruben Purdy","raw_affiliation_strings":["Carnegie Mellon University,Electrical and Computer Engineering Department,Pittsburgh,Pennsylvania"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University,Electrical and Computer Engineering Department,Pittsburgh,Pennsylvania","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057156195","display_name":"Chris Nigh","orcid":"https://orcid.org/0000-0002-9907-6325"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chris Nigh","raw_affiliation_strings":["Carnegie Mellon University,Electrical and Computer Engineering Department,Pittsburgh,Pennsylvania"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University,Electrical and Computer Engineering Department,Pittsburgh,Pennsylvania","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100318079","display_name":"Wei Li","orcid":"https://orcid.org/0000-0001-9822-6021"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wei Li","raw_affiliation_strings":["Carnegie Mellon University,Electrical and Computer Engineering Department,Pittsburgh,Pennsylvania"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University,Electrical and Computer Engineering Department,Pittsburgh,Pennsylvania","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111967389","display_name":"R.D. Blanton","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. D. Shawn Blanton","raw_affiliation_strings":["Carnegie Mellon University,Electrical and Computer Engineering Department,Pittsburgh,Pennsylvania"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University,Electrical and Computer Engineering Department,Pittsburgh,Pennsylvania","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5029323709"],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":2.4528,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.87311747,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6322630643844604},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.46265774965286255},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11488169431686401}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6322630643844604},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.46265774965286255},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11488169431686401}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts65138.2025.11022916","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts65138.2025.11022916","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 43rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Climate action","score":0.6600000262260437,"id":"https://metadata.un.org/sdg/13"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1507615093","https://openalex.org/W1543240461","https://openalex.org/W1564061717","https://openalex.org/W1735018384","https://openalex.org/W1822750977","https://openalex.org/W1830318039","https://openalex.org/W1843392114","https://openalex.org/W1864256460","https://openalex.org/W1951780703","https://openalex.org/W1963105722","https://openalex.org/W2105498616","https://openalex.org/W2106183788","https://openalex.org/W2115005577","https://openalex.org/W2119393576","https://openalex.org/W2123503453","https://openalex.org/W2133512509","https://openalex.org/W2133672555","https://openalex.org/W2141773759","https://openalex.org/W2144483975","https://openalex.org/W2152489029","https://openalex.org/W2156747864","https://openalex.org/W2171012943","https://openalex.org/W2171908682","https://openalex.org/W2494366633","https://openalex.org/W3180054923","https://openalex.org/W4230094835","https://openalex.org/W4248518188","https://openalex.org/W4313160059","https://openalex.org/W4400034185"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052"],"abstract_inverted_index":{"Logic":[0],"circuit":[1,108],"diagnosis":[2,38,80,142],"is":[3,13,121],"an":[4],"essential":[5],"tool":[6],"for":[7],"improving":[8],"manufacturing":[9],"yield.":[10],"However,":[11],"there":[12],"a":[14,51,78,94,113,129,152,159,177],"significant":[15,160],"disparity":[16],"between":[17],"the":[18,26,35,59,84,90,98,102,106,110,172,192],"behavior":[19,28,147],"predicted":[20],"by":[21,189],"conventional":[22,43,71,141,153,167],"fault":[23,44,72,115,154],"models":[24,45],"and":[25,96],"actual":[27],"observed":[29],"in":[30,109,162],"failing":[31],"circuits.":[32],"This":[33,75],"undermines":[34],"performance":[36],"of":[37,93,105,112,174],"methodologies":[39],"that":[40,82,140],"rely":[41],"on":[42],"to":[46,61,87,101,123,166,194],"characterize":[47],"defect":[48,64,95,197],"behavior.":[49],"Recently,":[50],"parameterizable":[52],"test":[53,132],"metric":[54,86],"called":[55,119],"PEPR":[56,85],"has":[57],"demonstrated":[58],"ability":[60],"precisely":[62,137],"bound":[63],"behavior,":[65],"even":[66],"when":[67,145],"it":[68],"deviates":[69],"from":[70,128],"model":[73],"assumptions.":[74],"paper":[76],"describes":[77],"novel":[79],"methodology":[81],"uses":[83],"determine":[88],"(i)":[89],"physical":[91,178],"location":[92],"(ii)":[97],"precise":[99],"changes":[100],"logic":[103],"functionality":[104],"affected":[107],"form":[111],"custom":[114],"model.":[116,155],"The":[117],"methodology,":[118],"CHEF,":[120],"applied":[122],"over":[124],"700":[125],"fail":[126],"logs":[127],"22nm":[130],"industrial":[131],"chip.":[133],"Results":[134],"demonstrate":[135,191],"CHEF":[136,157,190],"characterizes":[138],"defects":[139],"cannot,":[143],"specifically":[144],"failure":[146],"does":[148],"not":[149],"align":[150],"with":[151,176],"Furthermore,":[156],"achieves":[158],"increase":[161],"diagnostic":[163,186],"resolution":[164,179],"compared":[165],"diagnosis,":[168],"more":[169],"than":[170,181],"doubling":[171],"number":[173],"failures":[175],"better":[180],"1\u00b5m<sup":[182],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[183],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>.":[184],"Finally,":[185],"patterns":[187],"generated":[188],"capability":[193],"further":[195],"refine":[196],"characterization.":[198]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}