{"id":"https://openalex.org/W4411173234","doi":"https://doi.org/10.1109/vts65138.2025.11022877","title":"Timing-Verification Test Generation Targeting Small Delay Defects","display_name":"Timing-Verification Test Generation Targeting Small Delay Defects","publication_year":2025,"publication_date":"2025-04-28","ids":{"openalex":"https://openalex.org/W4411173234","doi":"https://doi.org/10.1109/vts65138.2025.11022877"},"language":"en","primary_location":{"id":"doi:10.1109/vts65138.2025.11022877","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts65138.2025.11022877","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 43rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114948636","display_name":"Jiezhong Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiezhong Wu","raw_affiliation_strings":["Purdue University,School of Electrical and Computer Engineering,West Lafayette,IN,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Purdue University,School of Electrical and Computer Engineering,West Lafayette,IN,USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075158519","display_name":"Nilanjan Mukherjee","orcid":"https://orcid.org/0000-0001-6689-7525"},"institutions":[{"id":"https://openalex.org/I4210137693","display_name":"Siemens (United States)","ror":"https://ror.org/04axb7e79","country_code":"US","type":"company","lineage":["https://openalex.org/I1325886976","https://openalex.org/I4210137693"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nilanjan Mukherjee","raw_affiliation_strings":["Siemens Digital Industries Software,Wilsonville,OR,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Siemens Digital Industries Software,Wilsonville,OR,USA","institution_ids":["https://openalex.org/I4210137693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070677022","display_name":"Irith Pomeranz","orcid":null},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Irith Pomeranz","raw_affiliation_strings":["Purdue University,School of Electrical and Computer Engineering,West Lafayette,IN,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Purdue University,School of Electrical and Computer Engineering,West Lafayette,IN,USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064587514","display_name":"Kun-Han Tsai","orcid":"https://orcid.org/0000-0001-8919-8663"},"institutions":[{"id":"https://openalex.org/I4210137693","display_name":"Siemens (United States)","ror":"https://ror.org/04axb7e79","country_code":"US","type":"company","lineage":["https://openalex.org/I1325886976","https://openalex.org/I4210137693"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kun-Han Tsai","raw_affiliation_strings":["Siemens Digital Industries Software,Wilsonville,OR,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Siemens Digital Industries Software,Wilsonville,OR,USA","institution_ids":["https://openalex.org/I4210137693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080960636","display_name":"Janusz Rajski","orcid":"https://orcid.org/0000-0003-2124-447X"},"institutions":[{"id":"https://openalex.org/I4210137693","display_name":"Siemens (United States)","ror":"https://ror.org/04axb7e79","country_code":"US","type":"company","lineage":["https://openalex.org/I1325886976","https://openalex.org/I4210137693"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Janusz Rajski","raw_affiliation_strings":["Siemens Digital Industries Software,Wilsonville,OR,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Siemens Digital Industries Software,Wilsonville,OR,USA","institution_ids":["https://openalex.org/I4210137693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.4756,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.91540417,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":95,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.595431923866272},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5452440977096558},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4912871718406677},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.44003918766975403},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3478849530220032},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.149807870388031},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10235017538070679}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.595431923866272},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5452440977096558},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4912871718406677},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.44003918766975403},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3478849530220032},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.149807870388031},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10235017538070679},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts65138.2025.11022877","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts65138.2025.11022877","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 43rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1761424569","https://openalex.org/W1966479192","https://openalex.org/W2000688936","https://openalex.org/W2008990681","https://openalex.org/W2037102348","https://openalex.org/W2075060462","https://openalex.org/W2096437225","https://openalex.org/W2115483211","https://openalex.org/W2119826888","https://openalex.org/W2124196450","https://openalex.org/W2131868744","https://openalex.org/W2139098916","https://openalex.org/W2150665550","https://openalex.org/W2156685974","https://openalex.org/W2165071510","https://openalex.org/W2166294071","https://openalex.org/W2288330210","https://openalex.org/W2293258669","https://openalex.org/W2911724039","https://openalex.org/W2979885967","https://openalex.org/W3035722655","https://openalex.org/W3041111260","https://openalex.org/W3147331103","https://openalex.org/W3171842021","https://openalex.org/W3195448019","https://openalex.org/W4229941905","https://openalex.org/W4231005419","https://openalex.org/W4238785513","https://openalex.org/W4386212580","https://openalex.org/W4387321084","https://openalex.org/W4396949361","https://openalex.org/W4396949736","https://openalex.org/W4404954359","https://openalex.org/W6657817052","https://openalex.org/W6681650642"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W4254560580","https://openalex.org/W2127167802","https://openalex.org/W2131559056","https://openalex.org/W2080984854","https://openalex.org/W2323083271","https://openalex.org/W2019500818","https://openalex.org/W2390279801"],"abstract_inverted_index":{"Recent":[0],"studies":[1],"of":[2,30,48,79,97,157,205,229],"silent":[3],"data":[4],"errors":[5],"(SDEs)":[6],"in":[7,122,166],"mega-scale":[8],"datacenters":[9],"indicate":[10],"that":[11,19,42,52,103,147,169,201,216],"SDEs":[12],"are":[13,94,170,180,188],"caused":[14],"by":[15,22,39,163,183,191,222],"small":[16,34,138,236],"delay":[17,35,139,156,238],"defects":[18],"escaped":[20],"detection":[21],"manufacturing":[23],"tests":[24,161],"or":[25,65,145],"occurred":[26],"during":[27],"the":[28,31,49,54,58,68,77,83,104,149,155,158,184,192,203,206,219,230],"lifetime":[29],"system.":[32],"A":[33],"defect":[36,55],"is":[37,60,128],"detected":[38],"a":[40,44,80,126,132,227],"test":[41,114],"propagates":[43],"transition":[45,81],"through":[46,82],"one":[47],"longest":[50,207,231],"paths":[51,232],"includes":[53],"site.":[56],"Once":[57],"path":[59,127,167,220],"selected,":[61],"for":[62,137,211,226],"every":[63],"gate":[64],"cell":[66],"on":[67],"path,":[69],"ATPG":[70,105,136,185],"assigns":[71],"off-path":[72,150,177],"input":[73,101,151,178],"values":[74,152,179],"to":[75,135,153,224,234],"enable":[76],"propagation":[78,111,123,193],"path.":[84,159],"For":[85],"complex":[86],"gates,":[87],"such":[88],"as":[89],"AOI":[90],"and":[91],"XOR,":[92],"there":[93],"multiple":[95],"sets":[96],"possible":[98],"assignments":[99],"(or":[100],"stimuli)":[102],"can":[106],"use,":[107],"with":[108],"substantially":[109],"different":[110,198,241],"delays.":[112],"Existing":[113],"generation":[115],"procedures":[116],"do":[117],"not":[118,189],"consider":[119],"these":[120],"differences":[121],"delays":[124,168,221],"once":[125],"selected.":[129],"We":[130],"propose":[131],"new":[133],"approach":[134],"defects,":[140],"called":[141],"Timing":[142],"Verification":[143],"Test":[144],"TVT,":[146],"selects":[148],"maximize":[154],"The":[160],"produced":[162],"TVT":[164,195,217],"result":[165],"significantly":[171],"higher":[172],"than":[173],"those":[174],"obtained":[175],"when":[176],"selected":[181],"arbitrarily":[182],"if":[186],"they":[187],"mandated":[190],"conditions.":[194],"also":[196],"considers":[197],"PVT":[199,242],"corners":[200],"affect":[202],"selection":[204],"paths.":[208],"Experimental":[209],"results":[210],"an":[212],"industrial":[213],"core":[214],"show":[215],"increases":[218],"up":[223],"15.91%":[225],"set":[228],"needed":[233],"detect":[235],"cell-aware":[237],"faults":[239],"at":[240],"corners.":[243]},"counts_by_year":[{"year":2025,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}