{"id":"https://openalex.org/W4411172892","doi":"https://doi.org/10.1109/vts65138.2025.11022838","title":"High-Accuracy, Cost-Effective Built-In Self-Test Approach for High-Resolution Data Converters","display_name":"High-Accuracy, Cost-Effective Built-In Self-Test Approach for High-Resolution Data Converters","publication_year":2025,"publication_date":"2025-04-28","ids":{"openalex":"https://openalex.org/W4411172892","doi":"https://doi.org/10.1109/vts65138.2025.11022838"},"language":"en","primary_location":{"id":"doi:10.1109/vts65138.2025.11022838","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts65138.2025.11022838","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 43rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093828063","display_name":"Emmanuel Nti Darko","orcid":"https://orcid.org/0009-0003-8237-2384"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Emmanuel Nti Darko","raw_affiliation_strings":["Iowa State University,Department of Electrical and Computer Engineering,IA,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Iowa State University,Department of Electrical and Computer Engineering,IA,USA","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114231322","display_name":"Saeid Karimpour","orcid":"https://orcid.org/0009-0009-6669-8812"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Saeid Karimpour","raw_affiliation_strings":["Iowa State University,Department of Electrical and Computer Engineering,IA,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Iowa State University,Department of Electrical and Computer Engineering,IA,USA","institution_ids":["https://openalex.org/I173911158"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109235283","display_name":"Degang Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Degang Chen","raw_affiliation_strings":["Iowa State University,Department of Electrical and Computer Engineering,IA,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Iowa State University,Department of Electrical and Computer Engineering,IA,USA","institution_ids":["https://openalex.org/I173911158"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I173911158"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.7696394920349121},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6016591787338257},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4987471103668213},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.45792704820632935},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.43702393770217896},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33130860328674316},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19207346439361572},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17715221643447876},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17384743690490723},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12038838863372803}],"concepts":[{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.7696394920349121},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6016591787338257},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4987471103668213},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.45792704820632935},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.43702393770217896},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33130860328674316},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19207346439361572},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17715221643447876},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17384743690490723},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12038838863372803},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts65138.2025.11022838","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts65138.2025.11022838","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE 43rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6499999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2084128131","https://openalex.org/W2101752872","https://openalex.org/W2129702230","https://openalex.org/W2781391663","https://openalex.org/W2871035070","https://openalex.org/W2871677142","https://openalex.org/W3135696753","https://openalex.org/W3147604431","https://openalex.org/W4214682438","https://openalex.org/W4245334825","https://openalex.org/W4246161403","https://openalex.org/W4248051053","https://openalex.org/W4387611377","https://openalex.org/W4391382652","https://openalex.org/W4391807587"],"related_works":["https://openalex.org/W631083485","https://openalex.org/W4313452936","https://openalex.org/W2097026685","https://openalex.org/W2480068220","https://openalex.org/W2070883797","https://openalex.org/W4386859288","https://openalex.org/W2102542442","https://openalex.org/W1986220761","https://openalex.org/W2154984715","https://openalex.org/W2074272557"],"abstract_inverted_index":{"Testing":[0],"high-resolution":[1,16,29],"Digital-to-Analog":[2],"Converters":[3,18],"(DACs)":[4],"often":[5],"requires":[6],"costly":[7],"equipment,":[8],"such":[9],"as":[10],"Automated":[11],"Test":[12],"Equipment":[13],"(ATE)":[14],"or":[15],"Analog-to-Digital":[17],"(ADCs).":[19],"This":[20],"paper":[21],"presents":[22],"a":[23,32,38],"Built-In":[24],"Self-Test":[25],"(BIST)":[26],"approach":[27,51,67],"for":[28],"DACs,":[30],"leveraging":[31],"14-bit":[33],"ADC":[34],"to":[35],"effectively":[36],"test":[37,57],"20-bit":[39,75],"DAC.":[40],"By":[41],"embedding":[42],"this":[43],"solution":[44],"within":[45],"the":[46,49,74,83,98,101],"DAC":[47,76],"design,":[48],"proposed":[50,102],"achieves":[52],"scalability":[53],"and":[54,63,82,87],"significantly":[55],"reduces":[56],"costs":[58],"while":[59],"maintaining":[60],"good":[61],"linearity":[62],"dynamic":[64],"performance.":[65],"The":[66],"is":[68],"validated":[69,88],"through":[70],"simulation":[71],"results":[72],"of":[73,100,110],"designed":[77],"in":[78],"GF22nm":[79],"FDSOI":[80],"technology":[81],"BIST":[84],"scheme":[85],"modeled":[86],"using":[89],"MATLAB.":[90],"Results":[91],"from":[92],"100":[93],"Monte":[94],"Carlo":[95],"simulations":[96],"validate":[97],"robustness":[99],"testing":[103],"scheme,":[104],"achieving":[105],"an":[106],"INL":[107],"estimation":[108],"error":[109],"less":[111],"than":[112],"0.4":[113],"LSBs.":[114]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}