{"id":"https://openalex.org/W4399120255","doi":"https://doi.org/10.1109/vts60656.2024.10538862","title":"Addressing the Combined Effect of Transistor and Interconnect Aging in SRAM towards Silicon Lifecycle Management","display_name":"Addressing the Combined Effect of Transistor and Interconnect Aging in SRAM towards Silicon Lifecycle Management","publication_year":2024,"publication_date":"2024-04-22","ids":{"openalex":"https://openalex.org/W4399120255","doi":"https://doi.org/10.1109/vts60656.2024.10538862"},"language":"en","primary_location":{"id":"doi:10.1109/vts60656.2024.10538862","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/vts60656.2024.10538862","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 42nd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100443009","display_name":"Zhe Zhang","orcid":"https://orcid.org/0000-0002-7793-6574"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Zhe Zhang","raw_affiliation_strings":["Karlsruhe Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045634195","display_name":"Mahta Mayahinia","orcid":"https://orcid.org/0000-0002-6084-9810"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mahta Mayahinia","raw_affiliation_strings":["Karlsruhe Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090870819","display_name":"Christian Weis","orcid":"https://orcid.org/0000-0002-4152-0200"},"institutions":[{"id":"https://openalex.org/I2802076133","display_name":"University of Koblenz and Landau","ror":"https://ror.org/01j9f6752","country_code":"DE","type":"education","lineage":["https://openalex.org/I2802076133"]},{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Christian Weis","raw_affiliation_strings":["University of Kaiserslautern-Landau"],"affiliations":[{"raw_affiliation_string":"University of Kaiserslautern-Landau","institution_ids":["https://openalex.org/I2802076133","https://openalex.org/I153267046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059285190","display_name":"Norbert Wehn","orcid":"https://orcid.org/0000-0002-9010-086X"},"institutions":[{"id":"https://openalex.org/I2802076133","display_name":"University of Koblenz and Landau","ror":"https://ror.org/01j9f6752","country_code":"DE","type":"education","lineage":["https://openalex.org/I2802076133"]},{"id":"https://openalex.org/I153267046","display_name":"University of Kaiserslautern","ror":"https://ror.org/04zrf7b53","country_code":"DE","type":"education","lineage":["https://openalex.org/I153267046"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Norbert Wehn","raw_affiliation_strings":["University of Kaiserslautern-Landau"],"affiliations":[{"raw_affiliation_string":"University of Kaiserslautern-Landau","institution_ids":["https://openalex.org/I2802076133","https://openalex.org/I153267046"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064445713","display_name":"Mehdi B. Tahoori","orcid":"https://orcid.org/0000-0002-8829-5610"},"institutions":[{"id":"https://openalex.org/I102335020","display_name":"Karlsruhe Institute of Technology","ror":"https://ror.org/04t3en479","country_code":"DE","type":"education","lineage":["https://openalex.org/I102335020","https://openalex.org/I1305996414"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mehdi Tahoori","raw_affiliation_strings":["Karlsruhe Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Karlsruhe Institute of Technology","institution_ids":["https://openalex.org/I102335020"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046886936","display_name":"Sani Nassif","orcid":"https://orcid.org/0000-0002-5096-4794"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sani Nassif","raw_affiliation_strings":["Radyalis LLC"],"affiliations":[{"raw_affiliation_string":"Radyalis LLC","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087036362","display_name":"Grigor Tshagharyan","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Grigor Tshagharyan","raw_affiliation_strings":["Synopsys"],"affiliations":[{"raw_affiliation_string":"Synopsys","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041707514","display_name":"G. Harutyunyan","orcid":"https://orcid.org/0000-0002-9709-8336"},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Gurgen Harutyunyan","raw_affiliation_strings":["Synopsys"],"affiliations":[{"raw_affiliation_string":"Synopsys","institution_ids":["https://openalex.org/I1335490905"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108606295","display_name":"Y. Zorian","orcid":null},"institutions":[{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Yervant Zorian","raw_affiliation_strings":["Synopsys"],"affiliations":[{"raw_affiliation_string":"Synopsys","institution_ids":["https://openalex.org/I1335490905"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5100443009"],"corresponding_institution_ids":["https://openalex.org/I102335020"],"apc_list":null,"apc_paid":null,"fwci":0.4449,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.60811433,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11661","display_name":"Copper Interconnects and Reliability","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2504","display_name":"Electronic, Optical and Magnetic Materials"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8212189078330994},{"id":"https://openalex.org/keywords/back-end-of-line","display_name":"Back end of line","score":0.6046398878097534},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5758929252624512},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.565253496170044},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.516760528087616},{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.5011997222900391},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48711657524108887},{"id":"https://openalex.org/keywords/electromigration","display_name":"Electromigration","score":0.4749065637588501},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4466526210308075},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.41139790415763855},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34650158882141113},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.3344767093658447},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2749146819114685},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23085322976112366},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.16461190581321716},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1549997627735138}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8212189078330994},{"id":"https://openalex.org/C2776628375","wikidata":"https://www.wikidata.org/wiki/Q4839229","display_name":"Back end of line","level":3,"score":0.6046398878097534},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5758929252624512},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.565253496170044},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.516760528087616},{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.5011997222900391},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48711657524108887},{"id":"https://openalex.org/C138055206","wikidata":"https://www.wikidata.org/wiki/Q1319010","display_name":"Electromigration","level":2,"score":0.4749065637588501},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4466526210308075},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.41139790415763855},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34650158882141113},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.3344767093658447},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2749146819114685},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23085322976112366},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.16461190581321716},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1549997627735138},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts60656.2024.10538862","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/vts60656.2024.10538862","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 42nd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1991891926","https://openalex.org/W2010202670","https://openalex.org/W2037234917","https://openalex.org/W2069452468","https://openalex.org/W2102209270","https://openalex.org/W2116301815","https://openalex.org/W2137706187","https://openalex.org/W2144154842","https://openalex.org/W2543521969","https://openalex.org/W2912767205","https://openalex.org/W3039343398","https://openalex.org/W4232263905","https://openalex.org/W4311320503","https://openalex.org/W4312553717","https://openalex.org/W4379115898","https://openalex.org/W6813830118"],"related_works":["https://openalex.org/W3150866391","https://openalex.org/W2167195438","https://openalex.org/W2112214579","https://openalex.org/W2310523918","https://openalex.org/W4200470254","https://openalex.org/W2843479960","https://openalex.org/W2136403807","https://openalex.org/W2019100519","https://openalex.org/W2403369943","https://openalex.org/W4246219479"],"abstract_inverted_index":{"The":[0],"long-term":[1],"reliability":[2],"of":[3,15,30,49,65,74,79,125,146,159],"the":[4,27,31,34,46,50,75,105,118,128,141,156,179],"Static":[5],"Random":[6],"Access":[7],"Memory":[8],"(SRAM)":[9],"module,":[10],"as":[11,24,63],"an":[12,72,132],"important":[13],"component":[14],"computing":[16],"architectures,":[17],"is":[18,54,90],"crucial":[19],"for":[20,93,150,177],"safety-critical":[21,61],"applications":[22],"such":[23],"automotive.":[25],"In":[26],"front":[28],"end":[29,48],"line":[32,51],"(FEoL),":[33],"transistor":[35,110],"elements":[36],"are":[37],"vulnerable":[38],"to":[39,56,130,181],"negative":[40],"bias":[41],"temperature":[42],"instability":[43],"(NBTI),":[44],"while":[45],"back":[47],"(BEoL)":[52],"interconnect":[53],"prone":[55],"electromigration":[57],"(EM).":[58],"Complying":[59],"with":[60,112],"standards":[62],"part":[64],"silicon":[66],"lifecycle":[67],"management":[68],"(SLM)":[69],"infrastructure":[70],"requires":[71],"understanding":[73],"combined":[76,144],"aging":[77,88,95],"mechanisms":[78],"transistors":[80],"and":[81,97,120,143,148,162,169],"interconnects":[82],"in":[83,171],"SRAM.":[84],"Moreover,":[85],"a":[86,91,113,174],"precise":[87,175],"model":[89,111,116],"prerequisite":[92],"effective":[94],"testing":[96],"mitigation":[98],"strategies.":[99],"For":[100],"this":[101],"aim,":[102],"we":[103],"augment":[104],"Technology":[106],"Computer-Aided":[107],"Design":[108],"(TCAD)":[109],"detailed":[114],"NBTI":[115,147,168],"at":[117,127],"FEoL,":[119],"use":[121],"measurement-calibrated":[122],"physical":[123],"modeling":[124],"EM":[126,149,170],"BEoL,":[129],"create":[131],"integrated":[133],"analysis":[134],"that":[135],"can":[136],"provide":[137],"deeper":[138],"insights":[139],"into":[140],"individual":[142],"effects":[145],"SRAM":[151],"operation.":[152],"Our":[153],"findings":[154],"reveal":[155],"mutual":[157],"acceleration":[158],"delay":[160],"faults":[161,165],"hard":[163],"stuck-at":[164],"caused":[166],"by":[167],"SRAM,":[172],"offering":[173],"methodology":[176],"estimating":[178],"time":[180],"failure":[182],"under":[183],"these":[184],"conditions.":[185]},"counts_by_year":[{"year":2024,"cited_by_count":2}],"updated_date":"2025-12-26T23:08:49.675405","created_date":"2025-10-10T00:00:00"}