{"id":"https://openalex.org/W4399143997","doi":"https://doi.org/10.1109/vts60656.2024.10538772","title":"Enhanced Wear-Out Sensor Design in a 12nm Process for Separable Stress Regime Monitoring","display_name":"Enhanced Wear-Out Sensor Design in a 12nm Process for Separable Stress Regime Monitoring","publication_year":2024,"publication_date":"2024-04-22","ids":{"openalex":"https://openalex.org/W4399143997","doi":"https://doi.org/10.1109/vts60656.2024.10538772"},"language":"en","primary_location":{"id":"doi:10.1109/vts60656.2024.10538772","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts60656.2024.10538772","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 42nd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011773556","display_name":"Ian E. J. Hill","orcid":"https://orcid.org/0000-0001-9782-8522"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Ian Hill","raw_affiliation_strings":["University of British Columbia,Department of E&CE,Vancouver,Canada"],"affiliations":[{"raw_affiliation_string":"University of British Columbia,Department of E&CE,Vancouver,Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043772390","display_name":"Mateo Rend\u00f3n","orcid":"https://orcid.org/0000-0003-1283-0813"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Mateo Rend\u00f3n","raw_affiliation_strings":["University of British Columbia,Department of E&CE,Vancouver,Canada"],"affiliations":[{"raw_affiliation_string":"University of British Columbia,Department of E&CE,Vancouver,Canada","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062724257","display_name":"A. Ivanov","orcid":"https://orcid.org/0000-0002-0882-6750"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Andr\u00e9 Ivanov","raw_affiliation_strings":["University of British Columbia,Department of E&CE,Vancouver,Canada"],"affiliations":[{"raw_affiliation_string":"University of British Columbia,Department of E&CE,Vancouver,Canada","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5011773556"],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":0.6674,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67997911,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.8751892447471619},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.8063455820083618},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.7998482584953308},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6883460879325867},{"id":"https://openalex.org/keywords/stress","display_name":"Stress (linguistics)","score":0.6123012900352478},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.5285448431968689},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.48071935772895813},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.46045640110969543},{"id":"https://openalex.org/keywords/shallow-trench-isolation","display_name":"Shallow trench isolation","score":0.457798033952713},{"id":"https://openalex.org/keywords/planar","display_name":"Planar","score":0.4539962410926819},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44124457240104675},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.40016594529151917},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.34899434447288513},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31688761711120605},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2974143624305725},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.16342443227767944},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.14388352632522583},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.10527589917182922}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.8751892447471619},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.8063455820083618},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.7998482584953308},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6883460879325867},{"id":"https://openalex.org/C21036866","wikidata":"https://www.wikidata.org/wiki/Q181767","display_name":"Stress (linguistics)","level":2,"score":0.6123012900352478},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.5285448431968689},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.48071935772895813},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.46045640110969543},{"id":"https://openalex.org/C105066941","wikidata":"https://www.wikidata.org/wiki/Q1424524","display_name":"Shallow trench isolation","level":4,"score":0.457798033952713},{"id":"https://openalex.org/C134786449","wikidata":"https://www.wikidata.org/wiki/Q3391255","display_name":"Planar","level":2,"score":0.4539962410926819},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44124457240104675},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40016594529151917},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.34899434447288513},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31688761711120605},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2974143624305725},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.16342443227767944},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.14388352632522583},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.10527589917182922},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C155310634","wikidata":"https://www.wikidata.org/wiki/Q1852785","display_name":"Trench","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts60656.2024.10538772","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts60656.2024.10538772","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 42nd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1545270575","https://openalex.org/W1956879420","https://openalex.org/W1983231110","https://openalex.org/W2024740838","https://openalex.org/W2032116786","https://openalex.org/W2049498569","https://openalex.org/W2062728540","https://openalex.org/W2068397550","https://openalex.org/W2076406548","https://openalex.org/W2085930000","https://openalex.org/W2095823567","https://openalex.org/W2131221243","https://openalex.org/W2136609599","https://openalex.org/W2139286506","https://openalex.org/W2152677897","https://openalex.org/W2295369751","https://openalex.org/W2605219475","https://openalex.org/W2779878421","https://openalex.org/W2801156076","https://openalex.org/W2906945597","https://openalex.org/W2946091570","https://openalex.org/W3036618036","https://openalex.org/W3040424541","https://openalex.org/W3157532742","https://openalex.org/W3217233231","https://openalex.org/W4233916311","https://openalex.org/W4376606639","https://openalex.org/W6630207210"],"related_works":["https://openalex.org/W4386261925","https://openalex.org/W2048420745","https://openalex.org/W2130063349","https://openalex.org/W2526810544","https://openalex.org/W2745127909","https://openalex.org/W2140166667","https://openalex.org/W2537099411","https://openalex.org/W1967131664","https://openalex.org/W3104408177","https://openalex.org/W2947980285"],"abstract_inverted_index":{"Ring":[0],"oscillators":[1],"are":[2,90],"widely":[3],"used":[4],"for":[5,36,65,71],"monitoring":[6,38],"wear-out":[7,105],"in":[8,54,92,121,126],"semiconductor":[9],"devices,":[10],"providing":[11],"a":[12,31,63,93,102],"holistic":[13],"view":[14],"of":[15,39,42,73],"degradation":[16,72,122],"resulting":[17],"from":[18],"multiple":[19],"mechanisms":[20],"simultaneously":[21],"affecting":[22],"the":[23,40,119],"inverter":[24],"stages.":[25],"In":[26],"this":[27],"work":[28],"we":[29],"present":[30],"ring":[32],"oscillator":[33,84],"sensor":[34,88],"architecture":[35],"isolated":[37],"contributions":[41],"bias":[43],"temperature":[44],"instability":[45],"(BTI)":[46],"and":[47,57,76,99,117],"hot":[48],"carrier":[49],"injection":[50],"(HCI)":[51],"stress":[52,67,124],"regimes":[53,125],"both":[55],"NMOS":[56],"PMOS":[58],"transistors.":[59,128],"The":[60,87],"design":[61],"contributes":[62],"topology":[64],"HCI":[66],"isolation,":[68],"explicit":[69],"consideration":[70],"auxiliary":[74],"transistors,":[75],"enhanced":[77],"comparative":[78],"analysis":[79],"capability":[80],"through":[81],"an":[82],"interwoven":[83],"layout":[85],"technique.":[86],"variants":[89],"implemented":[91],"12nm":[94],"FinFET":[95],"process":[96],"then":[97],"stressed":[98],"measured":[100],"using":[101,109],"custom":[103],"automated":[104],"test":[106],"system":[107],"built":[108],"Rust.":[110],"Our":[111],"measurement":[112],"results":[113],"agree":[114],"with":[115],"simulations":[116],"illustrate":[118],"differences":[120],"between":[123],"non-planar":[127]},"counts_by_year":[{"year":2025,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}