{"id":"https://openalex.org/W4399120034","doi":"https://doi.org/10.1109/vts60656.2024.10538672","title":"Structural Built In Self Test of Analog Circuits using ON/OFF Keying and Delay Monitors","display_name":"Structural Built In Self Test of Analog Circuits using ON/OFF Keying and Delay Monitors","publication_year":2024,"publication_date":"2024-04-22","ids":{"openalex":"https://openalex.org/W4399120034","doi":"https://doi.org/10.1109/vts60656.2024.10538672"},"language":"en","primary_location":{"id":"doi:10.1109/vts60656.2024.10538672","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts60656.2024.10538672","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 42nd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056475013","display_name":"Suhas Krishna Kashyap","orcid":"https://orcid.org/0000-0001-6278-6174"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Suhas Krishna Kashyap","raw_affiliation_strings":["Arizona State University,Department of ECEE,Tempe,AZ","Department of ECEE, Arizona State University, Tempe, AZ"],"affiliations":[{"raw_affiliation_string":"Arizona State University,Department of ECEE,Tempe,AZ","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Department of ECEE, Arizona State University, Tempe, AZ","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113232094","display_name":"Chinmaye Raghavendra","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chinmaye Raghavendra","raw_affiliation_strings":["Arizona State University,Department of ECEE,Tempe,AZ","Department of ECEE, Arizona State University, Tempe, AZ"],"affiliations":[{"raw_affiliation_string":"Arizona State University,Department of ECEE,Tempe,AZ","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Department of ECEE, Arizona State University, Tempe, AZ","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113724917","display_name":"Suriyaprakash Natarajan","orcid":"https://orcid.org/0000-0002-5499-4341"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Suriyaprakash Natarajan","raw_affiliation_strings":["Design Engineering Group Intel Corporation,Santa Clara,CA","Design Engineering Group Intel Corporation, Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"Design Engineering Group Intel Corporation,Santa Clara,CA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Design Engineering Group Intel Corporation, Santa Clara, CA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058946013","display_name":"Sule Ozev","orcid":"https://orcid.org/0000-0002-3636-715X"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sule Ozev","raw_affiliation_strings":["Arizona State University,Department of ECEE,Tempe,AZ","Department of ECEE, Arizona State University, Tempe, AZ"],"affiliations":[{"raw_affiliation_string":"Arizona State University,Department of ECEE,Tempe,AZ","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Department of ECEE, Arizona State University, Tempe, AZ","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5056475013"],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":2.1276,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.87534193,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.7207661271095276},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6989049315452576},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5964838862419128},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5612795948982239},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5434865951538086},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.5407555103302002},{"id":"https://openalex.org/keywords/field-programmable-analog-array","display_name":"Field-programmable analog array","score":0.533793568611145},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.49258953332901},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.45814698934555054},{"id":"https://openalex.org/keywords/keying","display_name":"Keying","score":0.452372670173645},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.42525720596313477},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.3251860737800598},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2509188652038574},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23552057147026062},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22942057251930237},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20233282446861267},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12346157431602478},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.08554008603096008}],"concepts":[{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.7207661271095276},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6989049315452576},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5964838862419128},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5612795948982239},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5434865951538086},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.5407555103302002},{"id":"https://openalex.org/C149128552","wikidata":"https://www.wikidata.org/wiki/Q380201","display_name":"Field-programmable analog array","level":5,"score":0.533793568611145},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.49258953332901},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.45814698934555054},{"id":"https://openalex.org/C2776542216","wikidata":"https://www.wikidata.org/wiki/Q6398306","display_name":"Keying","level":2,"score":0.452372670173645},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.42525720596313477},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.3251860737800598},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2509188652038574},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23552057147026062},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22942057251930237},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20233282446861267},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12346157431602478},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.08554008603096008},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts60656.2024.10538672","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts60656.2024.10538672","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 42nd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.6899999976158142,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1558311290","https://openalex.org/W1686846969","https://openalex.org/W1972861092","https://openalex.org/W2009932470","https://openalex.org/W2084128131","https://openalex.org/W2106868151","https://openalex.org/W2107647816","https://openalex.org/W2107657165","https://openalex.org/W2118479728","https://openalex.org/W2128153654","https://openalex.org/W2148851402","https://openalex.org/W2162491939","https://openalex.org/W2166077178","https://openalex.org/W2169803859","https://openalex.org/W2171742960","https://openalex.org/W2570911459","https://openalex.org/W2753492461","https://openalex.org/W2767758697","https://openalex.org/W2780934147","https://openalex.org/W2781709338","https://openalex.org/W2784121661","https://openalex.org/W2919184544","https://openalex.org/W2967805207","https://openalex.org/W3038743613","https://openalex.org/W3039413211","https://openalex.org/W3094501883","https://openalex.org/W3120760377","https://openalex.org/W3147604431","https://openalex.org/W4213194077","https://openalex.org/W4231025771","https://openalex.org/W4247409213","https://openalex.org/W4282978599","https://openalex.org/W4327568802","https://openalex.org/W4366308973"],"related_works":["https://openalex.org/W1489445348","https://openalex.org/W1471373344","https://openalex.org/W2547030302","https://openalex.org/W2144927273","https://openalex.org/W2061402905","https://openalex.org/W2008534674","https://openalex.org/W1981652693","https://openalex.org/W1987033534","https://openalex.org/W3111330318","https://openalex.org/W1862020018"],"abstract_inverted_index":{"Integrating":[0],"analog":[1,38,45,65,74],"circuits":[2,46],"with":[3,21,156,160],"the":[4,10,14,22,73,82,103,124,157],"most":[5],"advanced":[6],"digitally-tuned":[7],"processes":[8],"increases":[9],"defect":[11,32],"rates":[12,33],"and":[13,59,80,134],"risk":[15],"of":[16,29,150],"in-field":[17],"wear":[18],"out.":[19],"Coupled":[20],"reduced":[23],"accessibility":[24],"arising":[25],"from":[26],"this":[27,53],"level":[28],"integration,":[30],"increasing":[31],"necessitate":[34],"systematic":[35],"approaches":[36],"to":[37],"testing.":[39],"Structural":[40],"built-in":[41],"self-test":[42],"(BIST)":[43],"for":[44,64],"can":[47,95,105,115,127,153],"reduce":[48],"test":[49],"development":[50],"complexity.":[51],"In":[52],"paper,":[54],"we":[55],"propose":[56],"a":[57,89,109],"robust":[58],"low-cost":[60],"structural":[61],"BIST":[62],"method":[63,69,141],"circuits.":[66],"The":[67,139],"proposed":[68,140,158],"relies":[70],"on":[71,144],"perturbing":[72],"circuit":[75,126,137],"at":[76,84,118],"an":[77,85],"injection":[78,113,132,162],"point":[79,87],"observing":[81],"result":[83],"observation":[86,104,125],"as":[88],"digitally":[90],"measurable":[91],"time":[92],"delay.":[93],"Injection":[94],"be":[96,106,116,128,154],"achieved":[97,107],"via":[98],"simple":[99],"ON/OFF":[100],"keying":[101],"while":[102,123],"by":[108],"self-referencing":[110],"comparator.":[111],"Multiple":[112],"points":[114,133],"selected":[117],"low":[119],"cost":[120],"(single":[121],"transistor)":[122],"shared":[129],"across":[130,135],"many":[131],"different":[136],"blocks.":[138],"is":[142],"demonstrated":[143],"two":[145],"circuits,":[146],"showing":[147],"that":[148],"96%":[149],"catastrophic":[151],"faults":[152],"detected":[155],"approach":[159],"six":[161],"points.":[163]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}