{"id":"https://openalex.org/W4399119834","doi":"https://doi.org/10.1109/vts60656.2024.10538570","title":"A High Level Synthesis Methodology for Dynamic Monitoring of FPGA ML Accelerators","display_name":"A High Level Synthesis Methodology for Dynamic Monitoring of FPGA ML Accelerators","publication_year":2024,"publication_date":"2024-04-22","ids":{"openalex":"https://openalex.org/W4399119834","doi":"https://doi.org/10.1109/vts60656.2024.10538570"},"language":"en","primary_location":{"id":"doi:10.1109/vts60656.2024.10538570","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts60656.2024.10538570","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 42nd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093375624","display_name":"Ryan F. Forelli","orcid":"https://orcid.org/0009-0001-9282-1150"},"institutions":[{"id":"https://openalex.org/I186143895","display_name":"Lehigh University","ror":"https://ror.org/012afjb06","country_code":"US","type":"education","lineage":["https://openalex.org/I186143895"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ryan F. Forelli","raw_affiliation_strings":["Lehigh University,Department of Electrical and Computer Engineering","Department of Electrical and Computer Engineering, Lehigh University"],"affiliations":[{"raw_affiliation_string":"Lehigh University,Department of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I186143895"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Lehigh University","institution_ids":["https://openalex.org/I186143895"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101454142","display_name":"Rui Shi","orcid":"https://orcid.org/0000-0002-6723-1319"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Rui Shi","raw_affiliation_strings":["Northwestern University,Department of Electrical and Computer Engineering","Department of Electrical and Computer Engineering, Northwestern University"],"affiliations":[{"raw_affiliation_string":"Northwestern University,Department of Electrical and Computer Engineering","institution_ids":[]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Northwestern University","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084008290","display_name":"Seda Ogrenci","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Seda Ogrenci","raw_affiliation_strings":["Northwestern University,Department of Electrical and Computer Engineering","Department of Electrical and Computer Engineering, Northwestern University"],"affiliations":[{"raw_affiliation_string":"Northwestern University,Department of Electrical and Computer Engineering","institution_ids":[]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Northwestern University","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066313637","display_name":"Joshua Agar","orcid":"https://orcid.org/0000-0001-5411-4693"},"institutions":[{"id":"https://openalex.org/I72816309","display_name":"Drexel University","ror":"https://ror.org/04bdffz58","country_code":"US","type":"education","lineage":["https://openalex.org/I72816309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Joshua Agar","raw_affiliation_strings":["Drexel University,Department of Mechanical Engineering","Department of Mechanical Engineering, Drexel University"],"affiliations":[{"raw_affiliation_string":"Drexel University,Department of Mechanical Engineering","institution_ids":["https://openalex.org/I72816309"]},{"raw_affiliation_string":"Department of Mechanical Engineering, Drexel University","institution_ids":["https://openalex.org/I72816309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5093375624"],"corresponding_institution_ids":["https://openalex.org/I186143895"],"apc_list":null,"apc_paid":null,"fwci":2.0792,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.87297332,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.9278966784477234},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8091133832931519},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7928165793418884},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.7579716444015503},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.647039532661438},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.644464373588562},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.5044246912002563},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3777450919151306},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.27905941009521484}],"concepts":[{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.9278966784477234},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8091133832931519},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7928165793418884},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.7579716444015503},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.647039532661438},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.644464373588562},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.5044246912002563},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3777450919151306},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.27905941009521484},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts60656.2024.10538570","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts60656.2024.10538570","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE 42nd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.46000000834465027}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1493745355","https://openalex.org/W2134633067","https://openalex.org/W2220326632","https://openalex.org/W2239144794","https://openalex.org/W2345908052","https://openalex.org/W2739564999","https://openalex.org/W2798084934","https://openalex.org/W2891946740","https://openalex.org/W3101493857","https://openalex.org/W4245644062","https://openalex.org/W6691950125"],"related_works":["https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W4231704780","https://openalex.org/W2611067230","https://openalex.org/W2480201319","https://openalex.org/W2993910401","https://openalex.org/W3191008160","https://openalex.org/W2612099726","https://openalex.org/W2160632767"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"present":[4],"concepts":[5],"towards":[6],"a":[7,39,77],"HLS-driven":[8],"dynamic":[9,18,42],"monitoring":[10,19,43,71],"and":[11,17,31,35],"debugging":[12,16],"framework.":[13],"Traditionally,":[14],"in-situ":[15],"is":[20,44,76],"accessible":[21],"during":[22],"the":[23,47,58,65,68],"early":[24],"design":[25],"stages":[26],"through":[27,32],"costly":[28],"co-simulation":[29],"cycles":[30],"invasive":[33],"tools":[34],"interfaces.":[36],"We":[37,63],"propose":[38],"methodology":[40],"where":[41],"embedded":[45],"into":[46],"high":[48],"level":[49],"synthesis":[50],"description":[51],"of":[52,67],"machine":[53],"learning":[54],"(ML)":[55],"accelerators":[56,86],"within":[57],"open":[59],"source":[60],"hls4ml":[61],"tool.":[62],"discuss":[64],"usage":[66],"framework":[69],"for":[70],"FIFO":[72],"channel":[73],"utilization,":[74],"which":[75],"critical":[78],"structure":[79],"utilized":[80],"to":[81],"implement":[82],"streaming":[83],"based":[84],"ML":[85],"on":[87],"FPGAs.":[88]},"counts_by_year":[{"year":2025,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}