{"id":"https://openalex.org/W4379115651","doi":"https://doi.org/10.1109/vts56346.2023.10140091","title":"Allocating Physically Aware Embedded Memory Test & Repair Processor using Floorplan Info at the RTL Design Level","display_name":"Allocating Physically Aware Embedded Memory Test & Repair Processor using Floorplan Info at the RTL Design Level","publication_year":2023,"publication_date":"2023-04-24","ids":{"openalex":"https://openalex.org/W4379115651","doi":"https://doi.org/10.1109/vts56346.2023.10140091"},"language":"en","primary_location":{"id":"doi:10.1109/vts56346.2023.10140091","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/vts56346.2023.10140091","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 41st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005184250","display_name":"Vinay Kumar","orcid":"https://orcid.org/0000-0001-8363-2852"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vinay Kumar","raw_affiliation_strings":["XFG Intel Corporation,San Jose,CA,USA","XFG Intel Corporation, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"XFG Intel Corporation,San Jose,CA,USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"XFG Intel Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110984704","display_name":"Bhrugurajsinh Chudasama","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bhrugurajsinh Chudasama","raw_affiliation_strings":["XFG Intel Corporation,San Jose,CA,USA","XFG Intel Corporation, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"XFG Intel Corporation,San Jose,CA,USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"XFG Intel Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102518972","display_name":"Bin B W Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bin B W Wang","raw_affiliation_strings":["XFG Intel Corporation,San Jose,CA,USA","XFG Intel Corporation, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"XFG Intel Corporation,San Jose,CA,USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"XFG Intel Corporation, San Jose, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048261923","display_name":"Manish Arora","orcid":"https://orcid.org/0000-0003-1762-4322"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Manish Arora","raw_affiliation_strings":["Synopsys,Burnaby,BC,Canada","Synopsys, Burnaby, BC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys,Burnaby,BC,Canada","institution_ids":[]},{"raw_affiliation_string":"Synopsys, Burnaby, BC, Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026934492","display_name":"Bharath Shankaranarayanan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bharath Shankaranarayanan","raw_affiliation_strings":["Synopsys,Mountain View,CA,USA","Synopsys, Mountain View, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys,Mountain View,CA,USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys, Mountain View, CA, USA","institution_ids":["https://openalex.org/I4210088951"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8504668474197388},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7020260095596313},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6816522479057312},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.5783483982086182},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5741949677467346},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.49096420407295227},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4545322060585022},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4337933659553528},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38897770643234253},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35987234115600586},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11342757940292358}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8504668474197388},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7020260095596313},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6816522479057312},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.5783483982086182},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5741949677467346},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.49096420407295227},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4545322060585022},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4337933659553528},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38897770643234253},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35987234115600586},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11342757940292358},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts56346.2023.10140091","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/vts56346.2023.10140091","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 41st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320309545","display_name":"Synopsys","ror":"https://ror.org/013by2m91"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2135933214","https://openalex.org/W3139721564","https://openalex.org/W4237840841","https://openalex.org/W6679918803"],"related_works":["https://openalex.org/W1518650219","https://openalex.org/W1919516409","https://openalex.org/W4240503776","https://openalex.org/W2046102945","https://openalex.org/W2167693349","https://openalex.org/W1693171640","https://openalex.org/W2186482337","https://openalex.org/W4211105560","https://openalex.org/W2001838379","https://openalex.org/W4230348337"],"abstract_inverted_index":{"With":[0],"the":[1,11,17,28,36,45,88,95,104,110,114,123,193],"increasing":[2],"demand":[3],"for":[4,27,47,130,149,161],"on-chip":[5],"embedded":[6],"memories":[7,84,153],"in":[8,16,59,113,173],"System-on-chip":[9],"(SoC),":[10],"percentage":[12],"of":[13,30,35,61,109,122,152,175,196],"memory":[14,37,111],"cells":[15,38],"designs":[18],"are":[19,141],"going":[20],"up.":[21],"This":[22,68],"raises":[23],"two":[24],"major":[25],"requirements":[26,58],"manufacturability":[29],"such":[31],"SoCs,":[32],"adequate":[33],"testing":[34],"to":[39,51,54,73,83,186],"ensure":[40],"acceptable":[41],"DPPM":[42],"levels":[43],"and":[44,65,107,137,182,189],"need":[46],"test":[48,86,180],"logic":[49],"implementation":[50,57],"be":[52],"optimized":[53],"meet":[55],"physical":[56,105,128],"terms":[60,174],"routing,":[62],"signal":[63],"integrity,":[64],"power":[66],"integrity.":[67],"paper":[69],"proposes":[70],"a":[71,75,118,150],"method":[72,102,158],"allocate":[74],"physically":[76],"aware":[77],"Memory":[78,124,145],"Built-in":[79],"Self-Test":[80],"(BIST)":[81],"processor":[82,147],"under":[85,154],"using":[87],"Floorplan":[89],"Design":[90],"Exchange":[91],"Format":[92],"(DEF)":[93],"at":[94],"register":[96],"transfer":[97],"level":[98],"(RTL).":[99],"The":[100,156,165],"proposed":[101,157],"considers":[103],"location":[106],"connectivity":[108],"instances":[112],"chip":[115],"design,":[116],"enabling":[117],"more":[119],"efficient":[120],"allocation":[121],"BIST":[125,146],"processor.":[126],"Besides":[127],"awareness":[129],"routing":[131],"feasibility,":[132],"clock":[133],"domains,":[134],"voltage":[135],"islands,":[136],"switching":[138],"activity":[139],"aspects":[140],"also":[142],"considered":[143],"during":[144],"assignment":[148],"group":[151],"test.":[155],"is":[159],"demonstrated":[160],"various":[162],"design":[163],"scenarios.":[164],"results":[166],"show":[167],"that":[168],"it":[169],"achieves":[170],"significant":[171],"improvements":[172],"timing":[176],"closure,":[177],"IR":[178],"drop,":[179],"time,":[181],"area":[183],"overhead":[184],"compared":[185],"existing":[187],"methods,":[188],"better":[190],"alignment":[191],"with":[192],"functional":[194],"mode":[195],"operation.":[197]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}