{"id":"https://openalex.org/W4379115632","doi":"https://doi.org/10.1109/vts56346.2023.10139957","title":"An Exploration of ATPG Methods for Redacted IP and Reconfigurable Hardware","display_name":"An Exploration of ATPG Methods for Redacted IP and Reconfigurable Hardware","publication_year":2023,"publication_date":"2023-04-24","ids":{"openalex":"https://openalex.org/W4379115632","doi":"https://doi.org/10.1109/vts56346.2023.10139957"},"language":"en","primary_location":{"id":"doi:10.1109/vts56346.2023.10139957","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/vts56346.2023.10139957","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 41st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5092072437","display_name":"Jackson Fugate","orcid":null},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jackson Fugate","raw_affiliation_strings":["University of Florida,Gainesville,FL,32611"],"affiliations":[{"raw_affiliation_string":"University of Florida,Gainesville,FL,32611","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088031457","display_name":"Greg Stitt","orcid":"https://orcid.org/0000-0001-7159-7439"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Greg Stitt","raw_affiliation_strings":["University of Florida,Gainesville,FL,32611"],"affiliations":[{"raw_affiliation_string":"University of Florida,Gainesville,FL,32611","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063031285","display_name":"Naren Vikram Raj Masna","orcid":"https://orcid.org/0000-0002-7691-5560"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Naren Vikram Raj Masna","raw_affiliation_strings":["University of Florida,Gainesville,FL,32611"],"affiliations":[{"raw_affiliation_string":"University of Florida,Gainesville,FL,32611","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051193196","display_name":"Aritra Dasgupta","orcid":"https://orcid.org/0000-0002-5551-5103"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aritra Dasgupta","raw_affiliation_strings":["University of Florida,Gainesville,FL,32611"],"affiliations":[{"raw_affiliation_string":"University of Florida,Gainesville,FL,32611","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039442844","display_name":"Swarup Bhunia","orcid":"https://orcid.org/0000-0001-6082-6961"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Swarup Bhunia","raw_affiliation_strings":["University of Florida,Gainesville,FL,32611"],"affiliations":[{"raw_affiliation_string":"University of Florida,Gainesville,FL,32611","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092072438","display_name":"Nij Dorairaj","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Nij Dorairaj","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5003017713","display_name":"David Kehlet","orcid":null},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"David Kehlet","raw_affiliation_strings":["Intel Corporation"],"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5092072437"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":0.3091,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.46953518,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"36","issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.821379542350769},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7305099368095398},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6351236701011658},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5115931630134583},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.46917086839675903},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4380577802658081},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.38760998845100403},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32404130697250366},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13828042149543762},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.09778621792793274}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.821379542350769},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7305099368095398},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6351236701011658},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5115931630134583},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.46917086839675903},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4380577802658081},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38760998845100403},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32404130697250366},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13828042149543762},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.09778621792793274},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts56346.2023.10139957","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/vts56346.2023.10139957","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE 41st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1881430677","https://openalex.org/W2137674513","https://openalex.org/W2139713157","https://openalex.org/W2141552561","https://openalex.org/W2152406824","https://openalex.org/W2152577665","https://openalex.org/W2153705063","https://openalex.org/W2542036637","https://openalex.org/W2981041890","https://openalex.org/W3132470343","https://openalex.org/W3184689295","https://openalex.org/W4280493107","https://openalex.org/W4280495251","https://openalex.org/W6791071318"],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W2913077774","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W2021253405","https://openalex.org/W1986228509","https://openalex.org/W2147400189","https://openalex.org/W1600468096","https://openalex.org/W2340957901","https://openalex.org/W1991935474"],"abstract_inverted_index":{"Automated":[0],"test-pattern":[1],"generation":[2],"(ATPG)":[3],"is":[4,12,46,69],"an":[5],"important":[6],"step":[7],"of":[8,39,80,91,163],"testing":[9,104,109,141,147],"flows":[10],"that":[11,18,31,111,149],"responsible":[13],"for":[14,131],"generating":[15],"test":[16,129],"values":[17],"expose":[19],"faults":[20],"in":[21,106],"post-fabrication":[22],"hardware.":[23],"Previous":[24],"work":[25,45],"has":[26],"introduced":[27],"numerous":[28],"ATPG":[29,85,127],"methods":[30,130],"analyze":[32],"application":[33,67],"functionality":[34,68],"to":[35,52,59,86,97,134],"minimize":[36],"the":[37,49,92,98,118,156,164],"number":[38],"required":[40],"tests.":[41],"However,":[42],"this":[43,122],"existing":[44],"misaligned":[47],"with":[48],"emerging":[50],"trend":[51],"use":[53],"reconfigurable":[54,65,93,132],"hardware,":[55,66],"such":[56],"as":[57,95],"eFPGAs,":[58],"redact":[60],"security-critical":[61],"IP.":[62],"When":[63],"using":[64],"only":[70],"known":[71],"after":[72],"serially":[73],"loading":[74],"a":[75,78],"bitstream":[76],"into":[77],"set":[79],"configuration":[81],"flip-flops,":[82],"which":[83],"requires":[84],"do":[87],"more":[88,102],"general":[89,103],"tests":[90],"hardware":[94,133],"opposed":[96],"targeted":[99],"application.":[100,166],"This":[101],"results":[105],"prohibitively":[107],"slow":[108],"times":[110,148],"are":[112,150],"on":[113,151],"average":[114,152],"14.6\u00d7":[115],"longer":[116],"than":[117,155],"original":[119,165],"design.":[120],"In":[121],"paper,":[123],"we":[124],"explore":[125],"novel":[126],"and":[128],"maximize":[135],"stuck-at":[136],"fault":[137],"coverage,":[138],"while":[139],"minimizing":[140],"time.":[142],"We":[143],"show":[144],"significantly":[145],"improved":[146],"1.9\u00d7":[153],"slower":[154],"unredacted":[157],"designs,":[158],"without":[159],"requiring":[160],"any":[161],"knowledge":[162]},"counts_by_year":[{"year":2024,"cited_by_count":1}],"updated_date":"2025-12-24T23:09:58.560324","created_date":"2025-10-10T00:00:00"}