{"id":"https://openalex.org/W4282961407","doi":"https://doi.org/10.1109/vts52500.2021.9794219","title":"Exploiting post-silicon debug hardware to improve the fault coverage of Software Test Libraries","display_name":"Exploiting post-silicon debug hardware to improve the fault coverage of Software Test Libraries","publication_year":2022,"publication_date":"2022-04-25","ids":{"openalex":"https://openalex.org/W4282961407","doi":"https://doi.org/10.1109/vts52500.2021.9794219"},"language":"en","primary_location":{"id":"doi:10.1109/vts52500.2021.9794219","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts52500.2021.9794219","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE 40th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089672314","display_name":"Riccardo Cantoro","orcid":"https://orcid.org/0000-0002-1745-5293"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Riccardo Cantoro","raw_affiliation_strings":["Politecnico di Torino,Department of Computer and Control Engineering,Turin,Italy","Department of Computer and Control Engineering, Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Computer and Control Engineering,Turin,Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Computer and Control Engineering, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038251241","display_name":"Francesco Garau","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Garau","raw_affiliation_strings":["Politecnico di Torino,Department of Computer and Control Engineering,Turin,Italy","Department of Computer and Control Engineering, Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Computer and Control Engineering,Turin,Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Computer and Control Engineering, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051682270","display_name":"Riccardo Masante","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Riccardo Masante","raw_affiliation_strings":["Politecnico di Torino,Department of Computer and Control Engineering,Turin,Italy","Department of Computer and Control Engineering, Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Computer and Control Engineering,Turin,Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Computer and Control Engineering, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017840379","display_name":"Sandro Sartoni","orcid":"https://orcid.org/0000-0003-4609-9627"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Sandro Sartoni","raw_affiliation_strings":["Politecnico di Torino,Department of Computer and Control Engineering,Turin,Italy","Department of Computer and Control Engineering, Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Computer and Control Engineering,Turin,Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Computer and Control Engineering, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073587430","display_name":"Virendra Singh","orcid":"https://orcid.org/0000-0002-7035-7844"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Virendra Singh","raw_affiliation_strings":["Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India","Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai, India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Technology Bombay,Department of Electrical Engineering,Mumbai,India","institution_ids":["https://openalex.org/I162827531"]},{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai, India","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058555274","display_name":"M. Sonza Reorda","orcid":"https://orcid.org/0000-0003-2899-7669"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Matteo Sonza Reorda","raw_affiliation_strings":["Politecnico di Torino,Department of Computer and Control Engineering,Turin,Italy","Department of Computer and Control Engineering, Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Computer and Control Engineering,Turin,Italy","institution_ids":["https://openalex.org/I177477856"]},{"raw_affiliation_string":"Department of Computer and Control Engineering, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5089672314"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.2271,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.46882561,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.8585516810417175},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7431044578552246},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7065541744232178},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6701627969741821},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.6597034335136414},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.575417697429657},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.5450908541679382},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5450908541679382},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5065001249313354},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.460940957069397},{"id":"https://openalex.org/keywords/functional-safety","display_name":"Functional safety","score":0.44347214698791504},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.41743823885917664},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.41371864080429077},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.37883448600769043},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2219683825969696},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18887200951576233},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.07728281617164612}],"concepts":[{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.8585516810417175},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7431044578552246},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7065541744232178},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6701627969741821},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.6597034335136414},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.575417697429657},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.5450908541679382},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5450908541679382},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5065001249313354},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.460940957069397},{"id":"https://openalex.org/C148493468","wikidata":"https://www.wikidata.org/wiki/Q2646951","display_name":"Functional safety","level":2,"score":0.44347214698791504},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.41743823885917664},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.41371864080429077},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.37883448600769043},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2219683825969696},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18887200951576233},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.07728281617164612},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts52500.2021.9794219","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts52500.2021.9794219","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 IEEE 40th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5299999713897705,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W1511398680","https://openalex.org/W1928232539","https://openalex.org/W1981991723","https://openalex.org/W2014071060","https://openalex.org/W2106864957","https://openalex.org/W2111896072","https://openalex.org/W2113270322","https://openalex.org/W2148452262","https://openalex.org/W2162696040","https://openalex.org/W2411021065","https://openalex.org/W2520436499","https://openalex.org/W2521100974","https://openalex.org/W2590124858","https://openalex.org/W2602994942","https://openalex.org/W2742988238","https://openalex.org/W2981373258","https://openalex.org/W2999951849","https://openalex.org/W3009853836","https://openalex.org/W3092603030","https://openalex.org/W3123178073","https://openalex.org/W3140757238","https://openalex.org/W3142415280","https://openalex.org/W3185410865","https://openalex.org/W4231050950","https://openalex.org/W6630589821"],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W2913077774","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W2021253405","https://openalex.org/W1986228509","https://openalex.org/W2147400189","https://openalex.org/W1600468096","https://openalex.org/W2535245920","https://openalex.org/W2147058777"],"abstract_inverted_index":{"Functional":[0],"test":[1,16,37,46],"using":[2,93],"a":[3,10,61,83,121],"Software":[4],"Test":[5],"Library":[6],"(STL)":[7],"is":[8,39,75],"becoming":[9],"standard":[11],"solution":[12],"for":[13,30],"the":[14,28,31,54,66,71,87,102,128,135,161],"in-field":[15],"of":[17,56,90,104,130],"safety-critical":[18],"systems,":[19],"in":[20,63,160],"compliance":[21],"with":[22],"functional":[23],"safety":[24],"standards,":[25],"such":[26],"as":[27],"ISO26262":[29],"automotive":[32],"domain.":[33],"However,":[34],"developing":[35],"high-quality":[36],"programs":[38],"considerably":[40],"more":[41],"challenging":[42],"than":[43],"generating":[44],"scan":[45],"patterns":[47],"through":[48],"commercial":[49],"tools,":[50],"mainly":[51],"due":[52],"to":[53,69,85,133,144],"lack":[55],"mature":[57],"EDA":[58],"tools.":[59],"As":[60],"result,":[62],"many":[64],"cases,":[65],"effort":[67],"needed":[68,132],"reach":[70,134],"target":[72,136],"fault":[73,88,109,137,146,165],"coverage":[74,89,166],"not":[76],"affordable.":[77],"In":[78],"this":[79],"paper,":[80],"we":[81,126],"propose":[82],"methodology":[84],"improve":[86],"an":[91,153],"STL":[92],"already":[94],"available":[95],"hardware":[96,143],"resources.":[97],"The":[98],"proposed":[99],"approach":[100],"identifies":[101],"set":[103,123],"sequential":[105],"cells":[106],"that":[107],"capture":[108],"effects":[110,147],"before":[111],"being":[112],"masked":[113],"during":[114],"their":[115],"propagation":[116],"towards":[117],"observable":[118],"points.":[119],"Using":[120],"heuristic":[122],"covering":[124],"approach,":[125],"select":[127],"subset":[129],"flip-flops":[131],"coverage,":[138],"and":[139,163],"exploit":[140],"post-silicon":[141],"debug":[142],"make":[145],"observable.":[148],"Experimental":[149],"results":[150],"gathered":[151],"on":[152],"open-source":[154],"RISC-V":[155],"core":[156],"show":[157],"significant":[158],"improvements":[159],"stuck-at":[162],"delay":[164],"values.":[167]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}