{"id":"https://openalex.org/W3169376531","doi":"https://doi.org/10.1109/vts50974.2021.9441049","title":"Timing Critical Path Validation for Intel ATOM Cores Using Structural Test","display_name":"Timing Critical Path Validation for Intel ATOM Cores Using Structural Test","publication_year":2021,"publication_date":"2021-04-25","ids":{"openalex":"https://openalex.org/W3169376531","doi":"https://doi.org/10.1109/vts50974.2021.9441049","mag":"3169376531"},"language":"en","primary_location":{"id":"doi:10.1109/vts50974.2021.9441049","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts50974.2021.9441049","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 39th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100604278","display_name":"Wei Li","orcid":"https://orcid.org/0000-0002-7406-4221"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Wei Li","raw_affiliation_strings":["Intel Corporation, Austin, Texas, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Austin, Texas, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111565143","display_name":"Shih-Yu Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shih-Yu Yang","raw_affiliation_strings":["Intel Corporation, Austin, Texas, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Austin, Texas, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070179833","display_name":"Khen Wee","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Khen Wee","raw_affiliation_strings":["Intel Corporation, Austin, Texas, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Austin, Texas, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025888661","display_name":"Ricardo M. S\u00e1nchez","orcid":"https://orcid.org/0000-0002-2854-0119"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ricardo Sanchez","raw_affiliation_strings":["Intel Corporation, Austin, Texas, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Austin, Texas, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051843374","display_name":"J. Desai","orcid":"https://orcid.org/0000-0001-5316-1471"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jay Desai","raw_affiliation_strings":["Intel Corporation, Austin, Texas, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Austin, Texas, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064587514","display_name":"Kun-Han Tsai","orcid":"https://orcid.org/0000-0001-8919-8663"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kun-Han Tsai","raw_affiliation_strings":["Siemens Digital Industries Software, Wilsonville, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Siemens Digital Industries Software, Wilsonville, Oregon, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103033725","display_name":"Xijiang Lin","orcid":"https://orcid.org/0000-0003-1794-3788"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xijiang Lin","raw_affiliation_strings":["Siemens Digital Industries Software, Wilsonville, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Siemens Digital Industries Software, Wilsonville, Oregon, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5100604278"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.07431366,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"20","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.682879626750946},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.6384633183479309},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.6008732914924622},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5231158137321472},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4913126528263092},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4770347774028778},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.47681042551994324},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.43898600339889526},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4336647689342499},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.266667902469635},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.17078927159309387},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12454235553741455},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.09171596169471741}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.682879626750946},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.6384633183479309},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.6008732914924622},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5231158137321472},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4913126528263092},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4770347774028778},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.47681042551994324},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.43898600339889526},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4336647689342499},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.266667902469635},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.17078927159309387},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12454235553741455},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.09171596169471741},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts50974.2021.9441049","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts50974.2021.9441049","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2021 IEEE 39th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W13277579","https://openalex.org/W1843801354","https://openalex.org/W1976944456","https://openalex.org/W2061946964","https://openalex.org/W2123145598","https://openalex.org/W2135615172","https://openalex.org/W2149602237","https://openalex.org/W2152228431","https://openalex.org/W2152321821","https://openalex.org/W2167253897","https://openalex.org/W3147331103","https://openalex.org/W4250066186","https://openalex.org/W6600530048","https://openalex.org/W6638963392","https://openalex.org/W6681196021","https://openalex.org/W6682700446","https://openalex.org/W6719005676"],"related_works":["https://openalex.org/W2157212570","https://openalex.org/W2365007040","https://openalex.org/W2045633099","https://openalex.org/W2543176856","https://openalex.org/W3088373974","https://openalex.org/W1970519101","https://openalex.org/W2104478015","https://openalex.org/W1897203488","https://openalex.org/W2616892825","https://openalex.org/W2624668974"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"a":[3],"novel":[4],"methodology":[5],"of":[6,44],"creating":[7],"scan-based":[8],"at-speed":[9],"structural":[10],"patterns":[11,32,35],"to":[12,40],"analyze":[13],"and":[14,33,38],"validate":[15],"functional":[16,34],"critical":[17],"paths":[18],"on":[19],"latch-based":[20],"high":[21],"performance":[22],"CPU":[23],"cores.":[24],"Silicon":[25],"data":[26],"comparison":[27],"with":[28],"traditional":[29],"transition":[30],"fault":[31],"are":[36],"conducted":[37],"reported":[39],"illustrate":[41],"the":[42,45],"effectiveness":[43],"proposed":[46],"scheme.":[47]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}