{"id":"https://openalex.org/W3033849146","doi":"https://doi.org/10.1109/vts48691.2020.9107612","title":"ESL, Back-annotating Crosstalk Fault Models into High-level Communication Links","display_name":"ESL, Back-annotating Crosstalk Fault Models into High-level Communication Links","publication_year":2020,"publication_date":"2020-04-01","ids":{"openalex":"https://openalex.org/W3033849146","doi":"https://doi.org/10.1109/vts48691.2020.9107612","mag":"3033849146"},"language":"en","primary_location":{"id":"doi:10.1109/vts48691.2020.9107612","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts48691.2020.9107612","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 38th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088695299","display_name":"Katayoon Basharkhah","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Katayoon Basharkhah","raw_affiliation_strings":["School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090498703","display_name":"Rezgar Sadeghi","orcid":"https://orcid.org/0000-0003-0802-1474"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Rezgar Sadeghi","raw_affiliation_strings":["School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045068003","display_name":"Nooshin Nosrati","orcid":"https://orcid.org/0009-0007-6230-5271"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Nooshin Nosrati","raw_affiliation_strings":["School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007933406","display_name":"Zainalabedin Navabi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Zainalabedin Navabi","raw_affiliation_strings":["School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5088695299"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":0.1027,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.40924934,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.787327766418457},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7419640421867371},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7405211925506592},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6620404720306396},{"id":"https://openalex.org/keywords/glitch","display_name":"Glitch","score":0.6199798583984375},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5808701515197754},{"id":"https://openalex.org/keywords/rlc-circuit","display_name":"RLC circuit","score":0.5800828337669373},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.4985806941986084},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21298432350158691},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2040480673313141},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19717562198638916},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17623215913772583},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.16784045100212097}],"concepts":[{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.787327766418457},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7419640421867371},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7405211925506592},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6620404720306396},{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.6199798583984375},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5808701515197754},{"id":"https://openalex.org/C89880566","wikidata":"https://www.wikidata.org/wiki/Q323477","display_name":"RLC circuit","level":4,"score":0.5800828337669373},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.4985806941986084},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21298432350158691},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2040480673313141},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19717562198638916},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17623215913772583},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.16784045100212097},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts48691.2020.9107612","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts48691.2020.9107612","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 38th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1964525734","https://openalex.org/W2036853599","https://openalex.org/W2039396363","https://openalex.org/W2150153665","https://openalex.org/W2754441990","https://openalex.org/W2968160762","https://openalex.org/W2974667815","https://openalex.org/W4242674290"],"related_works":["https://openalex.org/W2140328632","https://openalex.org/W2541225405","https://openalex.org/W2149184458","https://openalex.org/W2027050626","https://openalex.org/W2544382002","https://openalex.org/W2949851887","https://openalex.org/W2136022462","https://openalex.org/W2376421566","https://openalex.org/W4252609075","https://openalex.org/W4321844105"],"abstract_inverted_index":{"At":[0],"the":[1,39,47,56],"system-level,":[2],"cores":[3,25],"are":[4,63,78,129],"put":[5],"together":[6],"using":[7],"interconnects":[8],"that":[9,105,128],"we":[10,107,117],"refer":[11],"to":[12,27,30,109],"as":[13,124],"high-level":[14],"communication":[15],"links.":[16],"This":[17],"paper":[18],"presents":[19],"an":[20,142],"abstract":[21],"interconnect":[22,69,86],"model":[23],"for":[24,99,114,150],"connecting":[26],"each":[28,53],"other":[29,54],"estimate,":[31],"and":[32],"thus":[33],"model,":[34],"crosstalk":[35,115,151],"noise":[36],"resulting":[37],"from":[38],"physical":[40],"properties":[41],"of":[42,49,58,68,84,144],"interconnects.":[43],"Such":[44],"models":[45,87,113,127,140,149],"consider":[46],"effects":[48],"adjacent":[50],"wires":[51],"on":[52],"in":[55,88],"form":[57,74],"weighted":[59],"transitions.":[60],"Transition":[61],"weights":[62,73],"extracted":[64],"by":[65,81,131],"DC":[66],"analysis":[67,83],"SPICE":[70],"models.":[71],"These":[72],"our":[75],"raw-models,":[76],"which":[77],"then":[79],"specialized":[80,130],"AC":[82,132],"RLC":[85],"a":[89],"mixed-signal":[90],"simulation":[91,133],"environment.":[92],"The":[93],"latter":[94],"analyses":[95],"establish":[96],"weight":[97],"thresholds":[98],"glitch":[100],"faults.":[101],"Our":[102],"simulations":[103],"show":[104],"if":[106],"were":[108],"use":[110],"only":[111],"DC-based":[112,148],"faults,":[116],"would":[118],"be":[119],"over":[120],"/":[121],"under-estimating":[122],"faults":[123],"compared":[125],"with":[126],"runs.":[134],"For":[135],"higher":[136],"data":[137],"rates,":[138],"Specialized":[139],"perform":[141],"order":[143],"magnitude":[145],"better":[146],"than":[147],"fault":[152],"detection.":[153]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}