{"id":"https://openalex.org/W3033567271","doi":"https://doi.org/10.1109/vts48691.2020.9107561","title":"ATTEST: Application-Agnostic Testing of a Novel Transistor-Level Programmable Fabric","display_name":"ATTEST: Application-Agnostic Testing of a Novel Transistor-Level Programmable Fabric","publication_year":2020,"publication_date":"2020-04-01","ids":{"openalex":"https://openalex.org/W3033567271","doi":"https://doi.org/10.1109/vts48691.2020.9107561","mag":"3033567271"},"language":"en","primary_location":{"id":"doi:10.1109/vts48691.2020.9107561","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts48691.2020.9107561","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 38th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5072819455","display_name":"Mustafa Shihab","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mustafa Munawar Shihab","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, Texas, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, Texas, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045124774","display_name":"Bharath Ramanidharan","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bharath Ramanidharan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, Texas, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, Texas, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024398515","display_name":"Suraag Sunil Tellakula","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Suraag Sunil Tellakula","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, Texas, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, Texas, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080942398","display_name":"Gaurav Rajavendra Reddy","orcid":"https://orcid.org/0000-0002-1259-4913"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gaurav Rajavendra Reddy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, Texas, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, Texas, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051240072","display_name":"Jingxian Tian","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jingxian Tian","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, Texas, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, Texas, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035758161","display_name":"Carl Sechen","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Carl Sechen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, Texas, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, Texas, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078818440","display_name":"Yiorgos Makris","orcid":"https://orcid.org/0000-0002-4322-0068"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiorgos Makris","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, Texas, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, Texas, USA","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I162577319"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.06761516,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"6","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7159822583198547},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6470094919204712},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.6084388494491577},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5822514295578003},{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.5774246454238892},{"id":"https://openalex.org/keywords/trap","display_name":"Trap (plumbing)","score":0.5663378238677979},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5434051752090454},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5383847951889038},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46942856907844543},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.464020311832428},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.45125851035118103},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4396608769893646},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3748452365398407},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.37327346205711365},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18275660276412964},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16271433234214783},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.1344735026359558}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7159822583198547},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6470094919204712},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.6084388494491577},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5822514295578003},{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.5774246454238892},{"id":"https://openalex.org/C121099081","wikidata":"https://www.wikidata.org/wiki/Q665580","display_name":"Trap (plumbing)","level":2,"score":0.5663378238677979},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5434051752090454},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5383847951889038},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46942856907844543},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.464020311832428},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.45125851035118103},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4396608769893646},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3748452365398407},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.37327346205711365},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18275660276412964},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16271433234214783},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.1344735026359558},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C87717796","wikidata":"https://www.wikidata.org/wiki/Q146326","display_name":"Environmental engineering","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts48691.2020.9107561","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts48691.2020.9107561","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 38th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W166048442","https://openalex.org/W1624951941","https://openalex.org/W1800243382","https://openalex.org/W2073513347","https://openalex.org/W2097100364","https://openalex.org/W2102927569","https://openalex.org/W2115521620","https://openalex.org/W2153887537","https://openalex.org/W2165446236","https://openalex.org/W2170564220","https://openalex.org/W2406293284","https://openalex.org/W2946105399","https://openalex.org/W2946336531","https://openalex.org/W4247767635"],"related_works":["https://openalex.org/W3170806431","https://openalex.org/W2357289797","https://openalex.org/W3117015220","https://openalex.org/W3013792460","https://openalex.org/W1528933814","https://openalex.org/W1904803855","https://openalex.org/W2466591189","https://openalex.org/W3022525969","https://openalex.org/W2519750906","https://openalex.org/W2145970147"],"abstract_inverted_index":{"A":[0],"recently":[1],"introduced":[2],"TRAnsistor-level":[3],"Programmable":[4],"fabric":[5],"(TRAP)":[6],"has":[7],"demonstrated":[8],"great":[9],"promise":[10],"towards":[11],"seamless":[12],"unification":[13],"of":[14,26,32,111,119],"high-density":[15],"reconfigurable":[16],"logic":[17],"with":[18],"Application-Specific":[19],"Integrated":[20],"Circuits":[21],"(ASICs).":[22],"However,":[23],"practical":[24],"deployment":[25],"TRAP":[27,79,147],"relies":[28],"on":[29],"the":[30,41,78,91,102,108,112,130,136,140,146],"development":[31],"a":[33,70,84,125],"comprehensive":[34],"mechanism":[35],"for":[36,48,51,106,128,144,155],"detecting":[37],"manufacturing":[38],"defects.":[39],"Unfortunately,":[40],"state-of-the-art":[42],"test":[43,73,90,104,157],"schemes":[44],"are":[45],"developed":[46],"either":[47],"ASICs":[49],"or":[50],"Field-Programmable":[52],"Gate":[53],"Arrays":[54],"(FPGAs)":[55],"and":[56,117,150],"do":[57],"not":[58],"support":[59],"this":[60,66],"new":[61],"transistor-level":[62],"architecture.":[63],"To":[64],"address":[65],"limitation,":[67],"we":[68,100,123,134,151],"present":[69,124],"novel":[71],"application-agnostic":[72],"methodology":[74],"specifically":[75],"tailored":[76],"to":[77,88],"fabric.":[80],"We":[81],"first":[82],"introduce":[83],"multi-phase,":[85],"cascadable":[86],"scheme":[87],"efficiently":[89],"programmable":[92],"transistors":[93],"in":[94,138],"TRAP\u2019s":[95],"Logic":[96],"Elements":[97],"(LEs).":[98],"Then,":[99],"define":[101],"required":[103],"patterns":[105],"verifying":[107],"correct":[109],"functionality":[110],"built-in":[113],"D":[114],"flip-flop,":[115],"full-adder,":[116],"multiplexer":[118],"each":[120],"LE.":[121],"Next,":[122],"systematic":[126],"approach":[127],"testing":[129,139],"interconnect":[131],"network.":[132],"Lastly,":[133],"discuss":[135],"limitations":[137],"memory":[141],"cells":[142],"used":[143],"storing":[145],"programming":[148],"bits":[149],"propose":[152],"design":[153],"modifications":[154],"improving":[156],"coverage.":[158]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1}],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}