{"id":"https://openalex.org/W3033551425","doi":"https://doi.org/10.1109/vts48691.2020.9107558","title":"Automated Design For Yield Through Defect Tolerance","display_name":"Automated Design For Yield Through Defect Tolerance","publication_year":2020,"publication_date":"2020-04-01","ids":{"openalex":"https://openalex.org/W3033551425","doi":"https://doi.org/10.1109/vts48691.2020.9107558","mag":"3033551425"},"language":"en","primary_location":{"id":"doi:10.1109/vts48691.2020.9107558","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts48691.2020.9107558","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 38th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113724917","display_name":"Suriyaprakash Natarajan","orcid":"https://orcid.org/0000-0002-5499-4341"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Suriyaprakash Natarajan","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085610933","display_name":"Andres Malavasi","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andres F. Malavasi","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026324911","display_name":"Pascal Meinerzhagen","orcid":"https://orcid.org/0000-0002-5444-5772"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pascal A. Meinerzhagen","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5113724917"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.2055,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.49808457,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8638485670089722},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.6374207735061646},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.6324601769447327},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.6212411522865295},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6011011004447937},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5152909755706787},{"id":"https://openalex.org/keywords/vulnerability","display_name":"Vulnerability (computing)","score":0.49185991287231445},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4832647442817688},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.46335673332214355},{"id":"https://openalex.org/keywords/placement","display_name":"Placement","score":0.45952966809272766},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4466806948184967},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3893848657608032},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.31215986609458923},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.256808876991272},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25014030933380127},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13657641410827637}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8638485670089722},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.6374207735061646},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.6324601769447327},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.6212411522865295},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6011011004447937},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5152909755706787},{"id":"https://openalex.org/C95713431","wikidata":"https://www.wikidata.org/wiki/Q631425","display_name":"Vulnerability (computing)","level":2,"score":0.49185991287231445},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4832647442817688},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.46335673332214355},{"id":"https://openalex.org/C117690923","wikidata":"https://www.wikidata.org/wiki/Q1484784","display_name":"Placement","level":4,"score":0.45952966809272766},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4466806948184967},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3893848657608032},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.31215986609458923},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.256808876991272},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25014030933380127},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13657641410827637},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts48691.2020.9107558","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts48691.2020.9107558","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE 38th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1512686854","https://openalex.org/W2008990681","https://openalex.org/W2106780604","https://openalex.org/W2145806390","https://openalex.org/W2522616335","https://openalex.org/W2594523692","https://openalex.org/W2767681964","https://openalex.org/W2911724039"],"related_works":["https://openalex.org/W4245336546","https://openalex.org/W2038511870","https://openalex.org/W2037756218","https://openalex.org/W2169510384","https://openalex.org/W2077246255","https://openalex.org/W2914442136","https://openalex.org/W2030852227","https://openalex.org/W2129468521","https://openalex.org/W2976181145","https://openalex.org/W2209132829"],"abstract_inverted_index":{"We":[0,49,98],"advocate":[1],"defect":[2,12,22,45,66,79],"tolerant":[3],"design":[4],"to":[5,32,42,68,115],"improve":[6],"timing":[7,100,113,124,133],"yield.":[8],"A":[9],"metric":[10],"of":[11,58],"tolerance":[13,23,46],"is":[14,47],"proposed,":[15],"and":[16,36,39,89,110,140],"an":[17,73],"approach":[18,74],"based":[19,102],"on":[20,103],"using":[21,111],"metrics,":[24],"derived":[25],"for":[26],"each":[27],"cell":[28,107],"in":[29,54,62,75],"a":[30],"library,":[31],"bias":[33],"logic":[34],"synthesis":[35],"automated":[37,87],"placement":[38],"routing":[40],"(APR)":[41],"achieve":[43],"netlist-level":[44],"explored.":[48],"compare":[50],"our":[51],"proposed":[52],"approach,":[53],"which":[55,76],"the":[56,77,117],"delays":[57],"cells":[59,81],"are":[60,82],"penalized":[61],"accordance":[63],"with":[64,127,136],"their":[65],"vulnerability":[67],"two":[69],"alternative":[70],"approaches:":[71],"1)":[72],"most":[78],"vulnerable":[80],"removed":[83],"from":[84],"consideration":[85],"during":[86],"design,":[88],"2)":[90],"another":[91],"that":[92],"gains":[93],"yield":[94,101,125,134],"by":[95],"frequency-push":[96],"over-design.":[97],"measure":[99],"modeling":[104],"defects":[105],"as":[106],"delay":[108],"increments":[109],"static":[112],"analysis":[114],"evaluate":[116],"various":[118],"approaches.":[119],"Simulation":[120],"results":[121],"show":[122],"promising":[123],"improvements,":[126],"one":[128],"case":[129],"showing":[130],"about":[131],"9.5%":[132],"increase":[135],"under":[137],"3%":[138],"area":[139],"2%":[141],"power":[142],"costs.":[143]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}