{"id":"https://openalex.org/W2959899041","doi":"https://doi.org/10.1109/vts.2019.8758658","title":"Hybrid Performance Modeling for Optimization of In-System-Structural-Test (ISST) Latency","display_name":"Hybrid Performance Modeling for Optimization of In-System-Structural-Test (ISST) Latency","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2959899041","doi":"https://doi.org/10.1109/vts.2019.8758658","mag":"2959899041"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2019.8758658","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2019.8758658","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 37th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113516558","display_name":"Milind Sonawane","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Milind Sonawane","raw_affiliation_strings":["DFX Engineering, NVIDIA Corp, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"DFX Engineering, NVIDIA Corp, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015580428","display_name":"Venkat Abilash Reddy Nerallapally","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Venkat Abilash Reddy Nerallapally","raw_affiliation_strings":["DFX Engineering, NVIDIA Corp, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"DFX Engineering, NVIDIA Corp, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055049059","display_name":"Alex Hsu","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alex Hsu","raw_affiliation_strings":["DFX Engineering, NVIDIA Corp, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"DFX Engineering, NVIDIA Corp, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009749203","display_name":"Shantanu Sarangi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shantanu Sarangi","raw_affiliation_strings":["DFX Engineering, NVIDIA Corp, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"DFX Engineering, NVIDIA Corp, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5113516558"],"corresponding_institution_ids":["https://openalex.org/I4210127875"],"apc_list":null,"apc_paid":null,"fwci":0.2408,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.47886773,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6769297122955322},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6292852759361267},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.6228256821632385},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6213098168373108},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.494676798582077},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3246024250984192},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.309082567691803},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0938311517238617}],"concepts":[{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6769297122955322},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6292852759361267},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.6228256821632385},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6213098168373108},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.494676798582077},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3246024250984192},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.309082567691803},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0938311517238617},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2019.8758658","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2019.8758658","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 37th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1538316665","https://openalex.org/W2079144805","https://openalex.org/W2121219690","https://openalex.org/W2130964474","https://openalex.org/W2167813198","https://openalex.org/W2397017703","https://openalex.org/W2570739159","https://openalex.org/W2759769366","https://openalex.org/W2914473838","https://openalex.org/W4252858011","https://openalex.org/W6632377744","https://openalex.org/W6684723577","https://openalex.org/W6759320793"],"related_works":["https://openalex.org/W2140798747","https://openalex.org/W2948169060","https://openalex.org/W2730112582","https://openalex.org/W2110696645","https://openalex.org/W2358580169","https://openalex.org/W2111347279","https://openalex.org/W4399426197","https://openalex.org/W2487211728","https://openalex.org/W2954284861","https://openalex.org/W3036465205"],"abstract_inverted_index":{"In-System-Test":[0],"(IST)":[1],"is":[2,24,88],"one":[3],"of":[4,9,28,46,51,79,129],"the":[5,15,92,102,113],"most":[6],"advanced":[7],"feature":[8],"autonomous":[10],"drive":[11,53],"platforms":[12],"to":[13,20,59,67,90,111],"monitor":[14],"semiconductor":[16],"chip":[17],"failures":[18],"due":[19],"field":[21],"defects.":[22],"This":[23],"achieved":[25],"by":[26,71],"application":[27,45,84,128],"structural-tests":[29],"(Memory":[30],"BIST":[31],"and/or":[32,37,126],"Logic":[33],"BIST)":[34],"during":[35],"key-on":[36,125],"key-off":[38,127],"functional":[39],"events.":[40],"The":[41,77],"time":[42],"duration":[43],"for":[44,108,124],"these":[47],"structural":[48],"tests,":[49],"detection":[50],"defects,":[52],"platform":[54],"reaction,":[55],"and":[56,85,119],"leading":[57],"it":[58],"a":[60],"fail-safe":[61],"state":[62],"must":[63],"be":[64],"short":[65],"enough":[66],"avoid":[68],"hazards":[69],"caused":[70],"defects":[72],"in":[73,131],"safety":[74],"modules":[75],"(SMs).":[76],"optimization":[78],"diagnostic":[80,121],"test":[81,95,122],"interval":[82],"(test":[83],"result":[86],"analysis)":[87],"important":[89],"reduce":[91],"overall":[93],"in-system-structural":[94],"latency.":[96],"In":[97],"this":[98],"paper,":[99],"we":[100],"present":[101],"hybrid":[103],"performance":[104],"modeling":[105],"methodology":[106],"adopted":[107],"IST":[109],"architecture":[110],"optimize":[112],"design":[114],"implementation":[115],"with":[116],"lowest":[117],"possible":[118],"acceptable":[120],"latency":[123],"structural-test":[130],"Drive":[132],"platform.":[133]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}