{"id":"https://openalex.org/W2960724128","doi":"https://doi.org/10.1109/vts.2019.8758657","title":"Analog Performance Locking through Neural Network-Based Biasing","display_name":"Analog Performance Locking through Neural Network-Based Biasing","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2960724128","doi":"https://doi.org/10.1109/vts.2019.8758657","mag":"2960724128"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2019.8758657","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2019.8758657","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 37th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014917873","display_name":"Georgios Volanis","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Georgios Volanis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102333776","display_name":"Yi-Chuan Lu","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yichuan Lu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013876073","display_name":"Sai Govinda Rao Nimmalapudi","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sai Govinda Rao Nimmalapudi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068783983","display_name":"Angelos Antonopoulos","orcid":"https://orcid.org/0000-0002-4145-5998"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Angelos Antonopoulos","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113851115","display_name":"Andrew Marshall","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew Marshall","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078818440","display_name":"Yiorgos Makris","orcid":"https://orcid.org/0000-0002-4322-0068"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yiorgos Makris","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5014917873"],"corresponding_institution_ids":["https://openalex.org/I162577319"],"apc_list":null,"apc_paid":null,"fwci":4.92,"has_fulltext":false,"cited_by_count":27,"citation_normalized_percentile":{"value":0.9593216,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6783279776573181},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.6486802101135254},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.6445159912109375},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.6266463994979858},{"id":"https://openalex.org/keywords/analogue-filter","display_name":"Analogue filter","score":0.48371365666389465},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.44084417819976807},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.42107051610946655},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.41583192348480225},{"id":"https://openalex.org/keywords/analog-device","display_name":"Analog device","score":0.41417092084884644},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.33948904275894165},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2646138072013855},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24927982687950134},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1988656222820282},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.17391180992126465},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16682115197181702}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6783279776573181},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.6486802101135254},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.6445159912109375},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.6266463994979858},{"id":"https://openalex.org/C176046018","wikidata":"https://www.wikidata.org/wiki/Q359205","display_name":"Analogue filter","level":4,"score":0.48371365666389465},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.44084417819976807},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.42107051610946655},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.41583192348480225},{"id":"https://openalex.org/C90711627","wikidata":"https://www.wikidata.org/wiki/Q3742408","display_name":"Analog device","level":4,"score":0.41417092084884644},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.33948904275894165},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2646138072013855},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24927982687950134},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1988656222820282},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.17391180992126465},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16682115197181702},{"id":"https://openalex.org/C36390408","wikidata":"https://www.wikidata.org/wiki/Q1163067","display_name":"Digital filter","level":3,"score":0.0},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.0},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2019.8758657","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2019.8758657","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 37th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2012725064","https://openalex.org/W2028522822","https://openalex.org/W2067276029","https://openalex.org/W2085793392","https://openalex.org/W2114013702","https://openalex.org/W2124954128","https://openalex.org/W2143908786","https://openalex.org/W2184543401","https://openalex.org/W2316564661","https://openalex.org/W2401207661","https://openalex.org/W2609004879","https://openalex.org/W2782164439","https://openalex.org/W3150532282","https://openalex.org/W6678839445"],"related_works":["https://openalex.org/W2902416951","https://openalex.org/W4243346214","https://openalex.org/W2498536136","https://openalex.org/W1552127600","https://openalex.org/W2181833778","https://openalex.org/W2774445564","https://openalex.org/W1952069097","https://openalex.org/W3111330318","https://openalex.org/W2182785715","https://openalex.org/W1981652693"],"abstract_inverted_index":{"We":[0],"introduce":[1],"a":[2,34,135,140,145],"method":[3,89,157],"for":[4],"protecting":[5],"analog":[6,20,29,50,74,109,147,164],"Integrated":[7],"Circuits":[8],"(ICs)":[9],"against":[10,92],"unauthorized":[11,160],"use":[12,161],"by":[13,52,77,104],"obfuscating":[14],"their":[15],"operating":[16],"point":[17],"using":[18,78],"an":[19,163],"neural":[21,30,85,110,148],"network.":[22,149],"With":[23],"the":[24,27,40,43,49,56,68,72,84,87,96,108,112,118,153,156],"model":[25,100],"of":[26,107,117,155,162],"trained":[28],"network":[31],"acting":[32],"as":[33,39],"lock":[35,119],"and":[36,76,120,144],"its":[37,63],"inputs":[38],"key,":[41],"only":[42],"correct":[44,97],"key":[45,69,98,121],"combination":[46,122],"will":[47],"unlock":[48],"IC,":[51],"providing":[53],"it":[54],"with":[55],"required":[57],"bias":[58],"conditions":[59],"to":[60,82,94,123],"operate":[61],"within":[62],"specification":[64],"limits.":[65],"By":[66],"defining":[67],"combinations":[70],"in":[71,132,158],"continuous":[73],"space":[75],"floating":[79],"gate":[80],"transistors":[81],"realize":[83],"network,":[86,111],"proposed":[88,113,127],"defends":[90],"itself":[91],"efforts":[93],"guess":[95],"through":[99,134],"approximation":[101],"attacks.":[102],"Moreover,":[103],"inhibiting":[105],"retraining":[106],"solution":[114,128],"enables":[115],"customization":[116],"each":[124],"IC.":[125,165],"The":[126],"has":[129],"been":[130],"implemented":[131],"silicon":[133],"proof-of-concept":[136],"experimental":[137],"setup":[138],"comprising":[139],"Low-Noise":[141],"Amplifier":[142],"(LNA)":[143],"programmable":[146],"Experimental":[150],"results":[151],"demonstrate":[152],"effectiveness":[154],"preventing":[159]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":9},{"year":2019,"cited_by_count":2}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}