{"id":"https://openalex.org/W2962664404","doi":"https://doi.org/10.1109/vts.2019.8758646","title":"Layout-Based Dual-Cell-Aware Tests","display_name":"Layout-Based Dual-Cell-Aware Tests","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2962664404","doi":"https://doi.org/10.1109/vts.2019.8758646","mag":"2962664404"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2019.8758646","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2019.8758646","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 37th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014333820","display_name":"Tse-Wei Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Tse-Wei Wu","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041824033","display_name":"Dong-Zhen Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Dong-Zhen Lee","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101740599","display_name":"Yuhao Huang","orcid":"https://orcid.org/0000-0002-0126-1857"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu-Hao Huang","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045156360","display_name":"Mango C.-T. Chao","orcid":"https://orcid.org/0000-0002-7299-9015"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Mango C.-T. Chao","raw_affiliation_strings":["Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering & Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109999808","display_name":"Kai\u2013Chiang Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kai-Chiang Wu","raw_affiliation_strings":["Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057687376","display_name":"Shu-Yi Kao","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shu-Yi Kao","raw_affiliation_strings":["Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084399586","display_name":"Ying-Yen Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ying-Yen Chen","raw_affiliation_strings":["Realtek Semiconductor Corporation, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Realtek Semiconductor Corporation, Taiwan","institution_ids":["https://openalex.org/I901624438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100629023","display_name":"Po\u2010Lin Chen","orcid":"https://orcid.org/0000-0002-4015-1052"},"institutions":[{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Po-Lin Chen","raw_affiliation_strings":["Realtek Semiconductor Corporation, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Realtek Semiconductor Corporation, Taiwan","institution_ids":["https://openalex.org/I901624438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087280397","display_name":"Mason Chern","orcid":null},"institutions":[{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Mason Chern","raw_affiliation_strings":["Realtek Semiconductor Corporation, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Realtek Semiconductor Corporation, Taiwan","institution_ids":["https://openalex.org/I901624438"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086374528","display_name":"Jih-Nung Lee","orcid":"https://orcid.org/0000-0003-4805-4350"},"institutions":[{"id":"https://openalex.org/I901624438","display_name":"Realtek (Taiwan)","ror":"https://ror.org/05x1ffr83","country_code":"TW","type":"company","lineage":["https://openalex.org/I901624438"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Jih-Nung Lee","raw_affiliation_strings":["Realtek Semiconductor Corporation, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Realtek Semiconductor Corporation, Taiwan","institution_ids":["https://openalex.org/I901624438"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5014333820"],"corresponding_institution_ids":["https://openalex.org/I148366613"],"apc_list":null,"apc_paid":null,"fwci":0.4937,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.61349538,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.8705825209617615},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6878257989883423},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.666833758354187},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.6168041825294495},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5350267887115479},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5326952934265137},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5214335322380066},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.42207399010658264},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4050412178039551},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3763432800769806},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34628263115882874},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3248921036720276},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.24296137690544128},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16141381859779358},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.15668463706970215},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07810863852500916},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.069639652967453}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.8705825209617615},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6878257989883423},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.666833758354187},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.6168041825294495},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5350267887115479},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5326952934265137},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5214335322380066},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.42207399010658264},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4050412178039551},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3763432800769806},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34628263115882874},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3248921036720276},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.24296137690544128},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16141381859779358},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.15668463706970215},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07810863852500916},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.069639652967453},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2019.8758646","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2019.8758646","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 37th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1489242265","https://openalex.org/W1637395447","https://openalex.org/W1896671528","https://openalex.org/W1987736596","https://openalex.org/W2086926157","https://openalex.org/W2100704220","https://openalex.org/W2112559786","https://openalex.org/W2114888195","https://openalex.org/W2134259796","https://openalex.org/W2136657530","https://openalex.org/W2143022120","https://openalex.org/W2163841631","https://openalex.org/W2169375167","https://openalex.org/W2170907629","https://openalex.org/W2171020103","https://openalex.org/W2616575701","https://openalex.org/W2782177023","https://openalex.org/W2911433171","https://openalex.org/W6738309793"],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W2913077774","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W2021253405","https://openalex.org/W1986228509","https://openalex.org/W2147400189","https://openalex.org/W1600468096","https://openalex.org/W2340957901","https://openalex.org/W1991935474"],"abstract_inverted_index":{"Conventional":[0],"fault":[1,18,21,49,75,120],"models":[2,50,76],"define":[3],"their":[4],"faulty":[5],"behavior":[6],"at":[7],"the":[8,44,63,74,135,157,176,189,196],"IO":[9],"ports":[10],"of":[11,17,47,56,81,118,137,192,198],"standard":[12],"cells":[13,36,140],"with":[14,91],"simple":[15],"rules":[16],"activation":[19],"and":[20,51,83,113,156,167],"propagation.":[22],"However,":[23,97],"there":[24],"still":[25],"exist":[26],"some":[27],"defects":[28],"inside":[29],"a":[30,54,110,115,127,142,171],"cell":[31,111],"(intra-cell)":[32],"or":[33],"between":[34],"two":[35,138],"(dual-cell)":[37],"that":[38,175],"cannot":[39],"be":[40,154,163],"effectively":[41],"detected":[42],"by":[43,86],"test":[45],"patterns":[46],"conventional":[48],"hence":[52],"become":[53],"source":[55],"DPPM.":[57,200],"In":[58,122],"order":[59],"to":[60,72,103,145],"further":[61],"increase":[62],"defect":[64,90,95],"coverage,":[65],"many":[66],"research":[67],"works":[68],"have":[69],"been":[70],"conducted":[71],"study":[73],"resulting":[77],"from":[78],"different":[79],"types":[80],"intra-cell":[82],"dual-cell":[84],"defects,":[85,148],"SPICE-simulating":[87],"each":[88],"targeted":[89],"its":[92],"equivalent":[93],"circuit-level":[94],"model.":[96],"it":[98],"was":[99],"considered":[100],"computationally":[101],"infeasible":[102],"simulate":[104],"every":[105],"possible":[106],"defective":[107],"scenario":[108],"for":[109,159,195],"library":[112],"obtain":[114],"complete":[116],"set":[117],"cell-level":[119],"models.":[121],"this":[123],"paper,":[124],"we":[125],"present":[126],"new":[128],"dual-cell-aware":[129],"(DCA)":[130],"framework":[131,179],"based":[132],"on":[133,170],"examining":[134],"layout":[136],"adjacent":[139],"(i.e.,":[141],"dual":[143],"cell)":[144],"identify":[146],"potential":[147],"where":[149],"time-consuming":[150],"RC":[151],"extraction":[152],"can":[153,162,180],"avoided":[155],"runtime":[158,184],"SPICE":[160],"simulation":[161],"reduced.":[164],"Experimental":[165],"results":[166],"silicon":[168],"data":[169],"SoC":[172],"product":[173],"show":[174],"proposed":[177],"DCA":[178,193],"not":[181],"only":[182],"save":[183],"significantly":[185],"but":[186],"also":[187],"maintain":[188],"promising":[190],"efficacy":[191],"tests":[194],"objective":[197],"lowering":[199]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2026-05-03T08:25:01.440150","created_date":"2025-10-10T00:00:00"}