{"id":"https://openalex.org/W2960063111","doi":"https://doi.org/10.1109/vts.2019.8758644","title":"Test Compaction Under Bounded Transparent-Scan","display_name":"Test Compaction Under Bounded Transparent-Scan","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2960063111","doi":"https://doi.org/10.1109/vts.2019.8758644","mag":"2960063111"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2019.8758644","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2019.8758644","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 37th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032651920","display_name":"Irith Pomeranz","orcid":"https://orcid.org/0000-0002-5491-7282"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Irith Pomeranz","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, U.S.A"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, U.S.A","institution_ids":["https://openalex.org/I219193219"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5032651920"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":1.9261,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.85611792,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7662463188171387},{"id":"https://openalex.org/keywords/bounded-function","display_name":"Bounded function","score":0.6412591338157654},{"id":"https://openalex.org/keywords/compaction","display_name":"Compaction","score":0.6356887817382812},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.6174441576004028},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6062842607498169},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5842593312263489},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.5697631239891052},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5592905282974243},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.5344293117523193},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.46515899896621704},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4235765337944031},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.41339436173439026},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.38899263739585876},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.31418493390083313},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2418290078639984},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2371233105659485},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.22973278164863586},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18501600623130798},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15851816534996033},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07788410782814026}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7662463188171387},{"id":"https://openalex.org/C34388435","wikidata":"https://www.wikidata.org/wiki/Q2267362","display_name":"Bounded function","level":2,"score":0.6412591338157654},{"id":"https://openalex.org/C196715460","wikidata":"https://www.wikidata.org/wiki/Q1414356","display_name":"Compaction","level":2,"score":0.6356887817382812},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.6174441576004028},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6062842607498169},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5842593312263489},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.5697631239891052},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5592905282974243},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.5344293117523193},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.46515899896621704},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4235765337944031},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.41339436173439026},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.38899263739585876},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.31418493390083313},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2418290078639984},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2371233105659485},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.22973278164863586},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18501600623130798},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15851816534996033},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07788410782814026},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C187320778","wikidata":"https://www.wikidata.org/wiki/Q1349130","display_name":"Geotechnical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2019.8758644","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2019.8758644","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 37th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.49000000953674316,"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1559886496","https://openalex.org/W1992628119","https://openalex.org/W2024588581","https://openalex.org/W2074302528","https://openalex.org/W2096146619","https://openalex.org/W2117137640","https://openalex.org/W2118204515","https://openalex.org/W2118744758","https://openalex.org/W2123873564","https://openalex.org/W2131041854","https://openalex.org/W2148271311","https://openalex.org/W2149124583","https://openalex.org/W2149147759","https://openalex.org/W2230837107","https://openalex.org/W2565213352","https://openalex.org/W6668880913","https://openalex.org/W6689553567"],"related_works":["https://openalex.org/W2117171289","https://openalex.org/W1852363244","https://openalex.org/W1501621551","https://openalex.org/W2888456858","https://openalex.org/W2001654810","https://openalex.org/W2127184179","https://openalex.org/W2049913894","https://openalex.org/W2061168866","https://openalex.org/W2080818541","https://openalex.org/W2537616607"],"abstract_inverted_index":{"This":[0,43],"paper":[1,127],"studies":[2],"the":[3,12,19,30,71,80,84,108],"concept":[4],"of":[5,11,16,24,34,47,59,74,83,113],"bounded":[6,89,134],"transparent-scan":[7,17,61],"to":[8,54,64,104,122,143],"take":[9],"advantage":[10],"test":[13,65,85,124,130],"compaction":[14,131],"capabilities":[15],"at":[18],"significantly":[20],"lower":[21],"computational":[22,72],"cost":[23,73],"conventional":[25],"multicycle":[26],"tests.":[27],"Transparent-scan":[28],"considers":[29],"scan":[31,48,109,114],"enable":[32],"input":[33],"a":[35,39,60,129],"standard-scan":[36],"circuit":[37],"as":[38,57],"regular":[40],"primary":[41],"input.":[42],"allows":[44],"arbitrary":[45,111],"sequences":[46,112],"shift":[49,115],"and":[50,93,97,116,136],"functional":[51,117],"capture":[52,118],"cycles":[53,82,119],"be":[55,105],"used":[56],"part":[58],"sequence,":[62],"contributing":[63],"compaction.":[66,125],"However,":[67],"it":[68],"also":[69],"has":[70],"sequential":[75],"fault":[76],"simulation":[77],"over":[78],"all":[79],"clock":[81],"application":[86],"process.":[87],"With":[88],"transparent-scan,":[90,135],"tests":[91],"start":[92],"end":[94],"with":[95],"scan-in":[96],"scan-out":[98],"operations":[99],"that":[100],"do":[101],"not":[102],"need":[103],"simulated.":[106],"Between":[107],"operations,":[110],"are":[120],"allowed":[121],"support":[123],"The":[126],"develops":[128],"procedure":[132],"under":[133],"presents":[137],"experimental":[138],"results":[139],"for":[140],"benchmark":[141],"circuits":[142],"demonstrate":[144],"its":[145],"effectiveness.":[146]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}