{"id":"https://openalex.org/W2957403698","doi":"https://doi.org/10.1109/vts.2019.8758630","title":"Automatic Test Pattern Generation for timing verification and delay testing of RSFQ circuits","display_name":"Automatic Test Pattern Generation for timing verification and delay testing of RSFQ circuits","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2957403698","doi":"https://doi.org/10.1109/vts.2019.8758630","mag":"2957403698"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2019.8758630","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2019.8758630","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 37th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102003940","display_name":"Fangzhou Wang","orcid":"https://orcid.org/0000-0001-7274-6184"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Fangzhou Wang","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles, CA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100601790","display_name":"Sandeep K. Gupta","orcid":"https://orcid.org/0000-0002-2585-9378"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandeep Gupta","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles, CA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5102003940"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":1.1201,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.83667475,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10382","display_name":"Quantum and electron transport phenomena","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/rapid-single-flux-quantum","display_name":"Rapid single flux quantum","score":0.8788853883743286},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6370065212249756},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6040716171264648},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5609294176101685},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5147547721862793},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.48181644082069397},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.45808425545692444},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.455517441034317},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45065921545028687},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.44494393467903137},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4429191052913666},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4335176944732666},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.41548240184783936},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2608628273010254},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22461187839508057},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.20869186520576477},{"id":"https://openalex.org/keywords/josephson-effect","display_name":"Josephson effect","score":0.20508670806884766},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19694504141807556},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16757315397262573}],"concepts":[{"id":"https://openalex.org/C150206757","wikidata":"https://www.wikidata.org/wiki/Q7294230","display_name":"Rapid single flux quantum","level":4,"score":0.8788853883743286},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6370065212249756},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6040716171264648},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5609294176101685},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5147547721862793},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.48181644082069397},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.45808425545692444},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.455517441034317},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45065921545028687},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.44494393467903137},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4429191052913666},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4335176944732666},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.41548240184783936},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2608628273010254},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22461187839508057},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.20869186520576477},{"id":"https://openalex.org/C12038964","wikidata":"https://www.wikidata.org/wiki/Q764228","display_name":"Josephson effect","level":3,"score":0.20508670806884766},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19694504141807556},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16757315397262573},{"id":"https://openalex.org/C54101563","wikidata":"https://www.wikidata.org/wiki/Q124131","display_name":"Superconductivity","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2019.8758630","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2019.8758630","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 37th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2050134401","https://openalex.org/W2101535102","https://openalex.org/W2111880608","https://openalex.org/W2111994103","https://openalex.org/W2119587409","https://openalex.org/W2149107969","https://openalex.org/W2266823799","https://openalex.org/W2790138960","https://openalex.org/W2798784332","https://openalex.org/W3105474961","https://openalex.org/W4253421865"],"related_works":["https://openalex.org/W4229446324","https://openalex.org/W2134454856","https://openalex.org/W2006457427","https://openalex.org/W1969142133","https://openalex.org/W2141396628","https://openalex.org/W4364302105","https://openalex.org/W4245485844","https://openalex.org/W2120257283","https://openalex.org/W2789621568","https://openalex.org/W2105463797"],"abstract_inverted_index":{"Rapid":[0],"Single":[1],"Quantum":[2],"Flux":[3],"(RSFQ)":[4],"logic,":[5],"based":[6],"on":[7],"Josephson":[8],"Junctions":[9],"(JJs),":[10],"is":[11,47,89],"seeing":[12],"a":[13,16,161],"resurgence":[14],"as":[15],"way":[17],"for":[18,45,148,200],"providing":[19],"high":[20],"performance":[21],"in":[22,98,100,111],"the":[23,26,42,62,70,87,115,122,151,185,208,211],"era":[24],"beyond":[25],"end":[27],"of":[28,31,65,69,72,117,150,210],"physical":[29],"scaling":[30],"CMOS.":[32],"Since":[33],"it":[34],"uses":[35],"fabrication":[36],"processes":[37],"with":[38,203],"large":[39],"feature":[40],"sizes,":[41],"defect":[43],"density":[44],"RSFQ":[46,112],"dramatically":[48],"lower":[49],"than":[50],"its":[51,73],"CMOS":[52],"counterpart.":[53],"Hence,":[54],"process":[55,137,156,204],"variations":[56,138,205],"and":[57,94,121,139,146,176],"other":[58],"RSFQ-specific":[59],"non-idealities":[60],"become":[61],"major":[63],"causes":[64],"chip":[66],"failures.":[67],"Because":[68],"nature":[71],"quantized":[74],"pulse-based":[75],"operation,":[76],"even":[77],"highly-distorted":[78],"pulses":[79],"are":[80,181],"interpreted":[81],"logically":[82],"correctly":[83],"by":[84,155,214],"cells,":[85],"but":[86],"timings":[88],"affected.":[90],"Therefore,":[91],"timing":[92],"verification":[93],"delay":[95,119,141,174,187,191],"testing":[96],"increase":[97],"importance":[99],"RSFQ.":[101],"In":[102],"this":[103],"paper,":[104],"we":[105,194],"address":[106],"several":[107],"radically":[108],"new":[109,163,169,216],"phenomena":[110,170],"technology,":[113],"especially":[114],"existence":[116],"single-pattern":[118],"tests":[120],"need":[123],"to":[124,171,183,206],"propagate":[125],"delayed":[126],"values":[127],"via":[128],"multiple":[129],"pipeline":[130],"stages.":[131],"We":[132,158],"then":[133,159],"characterize":[134],"cells":[135],"under":[136],"identify":[140],"excitation":[142],"conditions,":[143,145],"sensitization":[144],"conditions":[147],"propagation":[149],"logic":[152],"errors":[153],"caused":[154],"variations.":[157],"propose":[160],"completely":[162],"ATPG":[164],"paradigm":[165],"which":[166],"utilizes":[167],"these":[168],"select":[172],"target":[173,190],"subpaths":[175],"generate":[177],"test":[178],"patterns":[179],"that":[180],"guaranteed":[182],"excite":[184],"worst-case":[186],"along":[188],"each":[189],"sub-path.":[192],"Finally,":[193],"present":[195],"Monte":[196],"Carlo":[197],"simulation":[198],"results":[199],"benchmark":[201],"circuits":[202],"demonstrate":[207],"effectiveness":[209],"vectors":[212],"generated":[213],"our":[215],"ATPG.":[217]},"counts_by_year":[{"year":2023,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}