{"id":"https://openalex.org/W2956965484","doi":"https://doi.org/10.1109/vts.2019.8758629","title":"Innovative Practices on IEEE 1687.xyz","display_name":"Innovative Practices on IEEE 1687.xyz","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2956965484","doi":"https://doi.org/10.1109/vts.2019.8758629","mag":"2956965484"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2019.8758629","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2019.8758629","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 37th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083100857","display_name":"Jeff Rearick","orcid":null},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Jeff Rearick","raw_affiliation_strings":["Advanced Micro Devices Organizer"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices Organizer","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071000119","display_name":"Alfred L. Crouch","orcid":"https://orcid.org/0000-0001-5846-2417"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alfred Crouch","raw_affiliation_strings":["Amida Technology Solutions"],"affiliations":[{"raw_affiliation_string":"Amida Technology Solutions","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109052162","display_name":"Hans Martin von Staudt","orcid":null},"institutions":[{"id":"https://openalex.org/I2799856747","display_name":"Dialog Semiconductor (Germany)","ror":"https://ror.org/03j0xs842","country_code":"DE","type":"company","lineage":["https://openalex.org/I2799856747"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Hans Martin Von Staudt","raw_affiliation_strings":["Dialog Semiconductor"],"affiliations":[{"raw_affiliation_string":"Dialog Semiconductor","institution_ids":["https://openalex.org/I2799856747"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5083100857"],"corresponding_institution_ids":["https://openalex.org/I1311921367"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.05537251,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9889000058174133,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9889000058174133,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9872000217437744,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9631999731063843,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standardization","display_name":"Standardization","score":0.7703861594200134},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6498737931251526},{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.6461189985275269},{"id":"https://openalex.org/keywords/port","display_name":"Port (circuit theory)","score":0.531692385673523},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.46351563930511475},{"id":"https://openalex.org/keywords/ieee-floating-point","display_name":"IEEE floating point","score":0.4321925640106201},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4147800803184509},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40206238627433777},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.28934699296951294},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25059258937835693},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2351788878440857},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.16079875826835632},{"id":"https://openalex.org/keywords/world-wide-web","display_name":"World Wide Web","score":0.06680023670196533}],"concepts":[{"id":"https://openalex.org/C188087704","wikidata":"https://www.wikidata.org/wiki/Q369577","display_name":"Standardization","level":2,"score":0.7703861594200134},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6498737931251526},{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.6461189985275269},{"id":"https://openalex.org/C32802771","wikidata":"https://www.wikidata.org/wiki/Q2443617","display_name":"Port (circuit theory)","level":2,"score":0.531692385673523},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.46351563930511475},{"id":"https://openalex.org/C137231763","wikidata":"https://www.wikidata.org/wiki/Q828287","display_name":"IEEE floating point","level":3,"score":0.4321925640106201},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4147800803184509},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40206238627433777},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.28934699296951294},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25059258937835693},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2351788878440857},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.16079875826835632},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.06680023670196533},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2019.8758629","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2019.8758629","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 37th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2378767206","https://openalex.org/W1540871478","https://openalex.org/W328308450","https://openalex.org/W282641168","https://openalex.org/W2376963063","https://openalex.org/W2066396794","https://openalex.org/W2366734808","https://openalex.org/W2002476357","https://openalex.org/W2391444248","https://openalex.org/W2390716080"],"abstract_inverted_index":{"The":[0],"IEEE":[1,51],"1687-2014":[2],"standard":[3],"introduced":[4],"the":[5,31],"concept":[6],"of":[7,33,64],"portable,":[8,34],"retargetable":[9,35],"tests":[10,37,45],"for":[11],"digital":[12,44],"circuits":[13],"and":[14,40,61],"taught":[15],"how":[16,58,76],"to":[17,59,74],"apply":[18],"them":[19],"via":[20,46],"a":[21,71],"JTAG":[22],"Test":[23],"Access":[24],"Port.":[25],"Two":[26],"follow-on":[27],"standardization":[28],"efforts":[29,55],"address":[30],"topics":[32],"analog":[36,42,65],"(IEEE":[38,49],"P1687.2)":[39],"applying":[41],"or":[43],"non-TAP":[47],"interfaces":[48],"P1687.1).":[50],"P2427":[52],"complements":[53],"these":[54],"by":[56],"defining":[57],"measure":[60],"report":[62],"coverage":[63],"tests.":[66],"This":[67],"session":[68],"will":[69],"use":[70],"running":[72],"example":[73],"show":[75],"all":[77],"three":[78],"initiatives":[79],"play":[80],"together.":[81]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}