{"id":"https://openalex.org/W2958350749","doi":"https://doi.org/10.1109/vts.2019.8758607","title":"Innovative Design for Test in State-of-the-Art Analog Systems","display_name":"Innovative Design for Test in State-of-the-Art Analog Systems","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2958350749","doi":"https://doi.org/10.1109/vts.2019.8758607","mag":"2958350749"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2019.8758607","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2019.8758607","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 37th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109052162","display_name":"Hans Martin von Staudt","orcid":null},"institutions":[{"id":"https://openalex.org/I2799856747","display_name":"Dialog Semiconductor (Germany)","ror":"https://ror.org/03j0xs842","country_code":"DE","type":"company","lineage":["https://openalex.org/I2799856747"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Hans Martin von Staudt","raw_affiliation_strings":["Dialog Semiconductor"],"affiliations":[{"raw_affiliation_string":"Dialog Semiconductor","institution_ids":["https://openalex.org/I2799856747"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084369824","display_name":"Amit Majumdar","orcid":null},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amit Majumdar","raw_affiliation_strings":["Xilinx"],"affiliations":[{"raw_affiliation_string":"Xilinx","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012475551","display_name":"Bill Taylor","orcid":"https://orcid.org/0000-0001-9563-1646"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bill Taylor","raw_affiliation_strings":["Ibukun Olumuyiwa"],"affiliations":[{"raw_affiliation_string":"Ibukun Olumuyiwa","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047190948","display_name":"Jennifer Kitchen","orcid":"https://orcid.org/0000-0002-3187-7281"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jennifer Kitchen","raw_affiliation_strings":["Arizona State University Organizer"],"affiliations":[{"raw_affiliation_string":"Arizona State University Organizer","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5109052162"],"corresponding_institution_ids":["https://openalex.org/I2799856747"],"apc_list":null,"apc_paid":null,"fwci":0.2408,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.47834594,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9814000129699707,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.65592360496521},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6191987991333008},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.5571815967559814},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.5541361570358276},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5407796502113342},{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.5194393992424011},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5172903537750244},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5151840448379517},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.48573118448257446},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.47583603858947754},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4737031161785126},{"id":"https://openalex.org/keywords/dialog-box","display_name":"Dialog box","score":0.469437837600708},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.43405666947364807},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4230315685272217},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.41866952180862427},{"id":"https://openalex.org/keywords/product","display_name":"Product (mathematics)","score":0.41811975836753845},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.38617169857025146},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.37687861919403076},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3299630880355835},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.31978610157966614},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22570449113845825}],"concepts":[{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.65592360496521},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6191987991333008},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.5571815967559814},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.5541361570358276},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5407796502113342},{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.5194393992424011},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5172903537750244},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5151840448379517},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.48573118448257446},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.47583603858947754},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4737031161785126},{"id":"https://openalex.org/C173853756","wikidata":"https://www.wikidata.org/wiki/Q86915","display_name":"Dialog box","level":2,"score":0.469437837600708},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.43405666947364807},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4230315685272217},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.41866952180862427},{"id":"https://openalex.org/C90673727","wikidata":"https://www.wikidata.org/wiki/Q901718","display_name":"Product (mathematics)","level":2,"score":0.41811975836753845},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38617169857025146},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.37687861919403076},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3299630880355835},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.31978610157966614},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22570449113845825},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2019.8758607","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2019.8758607","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 37th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1901574727","https://openalex.org/W2146381271","https://openalex.org/W2035101737","https://openalex.org/W1646128378","https://openalex.org/W1846623049","https://openalex.org/W2165948443","https://openalex.org/W2149724644","https://openalex.org/W2112983903","https://openalex.org/W2377850316","https://openalex.org/W4231936061"],"abstract_inverted_index":{"There":[0],"is":[1,76],"a":[2],"growing":[3],"demand":[4],"for":[5,40],"low-cost":[6],"and":[7,15,24,68,95],"effective":[8],"test":[9,41,66],"solutions":[10],"to":[11,64,78],"support":[12],"state-of-the-art":[13],"analog":[14,65],"mixed-signal":[16,81],"systems":[17,46],"that":[18,50],"are":[19],"continuously":[20],"increasing":[21],"in":[22,28,43,54],"complexity":[23],"functionality,":[25],"while":[26],"decreasing":[27],"product":[29],"cost.":[30],"This":[31],"innovative":[32],"practice":[33],"session":[34],"highlights":[35],"various":[36],"aspects":[37],"of":[38],"design":[39],"(DfT)":[42],"high-complexity,":[44],"analog-dominated":[45],"with":[47],"three":[48],"talks":[49,84],"focus":[51],"on:":[52],"DfT":[53],"power":[55],"management":[56],"integrated":[57],"circuits":[58],"(ICs),":[59],"an":[60],"alternative":[61],"testing":[62],"method":[63],"bus,":[67],"pre-silicon":[69],"built-in":[70],"self-test":[71],"(BIST)":[72],"verification,":[73],"where":[74],"BIST":[75],"used":[77],"monitor":[79],"complex":[80],"systems.":[82],"These":[83],"will":[85],"be":[86],"given":[87],"by":[88],"industry":[89],"experts":[90],"from":[91],"Dialog":[92],"Semiconductor,":[93],"Xilinx,":[94],"Texas":[96],"Instruments.":[97]},"counts_by_year":[{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}