{"id":"https://openalex.org/W2964145717","doi":"https://doi.org/10.1109/vts.2019.8758600","title":"RTL-PSC: Automated Power Side-Channel Leakage Assessment at Register-Transfer Level","display_name":"RTL-PSC: Automated Power Side-Channel Leakage Assessment at Register-Transfer Level","publication_year":2019,"publication_date":"2019-04-01","ids":{"openalex":"https://openalex.org/W2964145717","doi":"https://doi.org/10.1109/vts.2019.8758600","mag":"2964145717"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2019.8758600","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2019.8758600","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 37th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049009050","display_name":"Miao He","orcid":"https://orcid.org/0000-0002-2147-7751"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Miao He","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101972772","display_name":"Jungmin Park","orcid":"https://orcid.org/0000-0002-2608-3858"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jungmin Park","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088689019","display_name":"Adib Nahiyan","orcid":null},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Adib Nahiyan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013116110","display_name":"Apostol Vassilev","orcid":"https://orcid.org/0000-0002-9081-3042"},"institutions":[{"id":"https://openalex.org/I1321296531","display_name":"National Institute of Standards and Technology","ror":"https://ror.org/05xpvk416","country_code":"US","type":"funder","lineage":["https://openalex.org/I1321296531","https://openalex.org/I1343035065"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Apostol Vassilev","raw_affiliation_strings":["National Institute of Standards and Technology, Gaithersburg, MD"],"affiliations":[{"raw_affiliation_string":"National Institute of Standards and Technology, Gaithersburg, MD","institution_ids":["https://openalex.org/I1321296531"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017464942","display_name":"Yier Jin","orcid":"https://orcid.org/0000-0002-8791-0597"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yier Jin","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102766705","display_name":"Mark Tehranipoor","orcid":"https://orcid.org/0009-0006-8410-2347"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Tehranipoor","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5049009050"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":3.6404,"has_fulltext":false,"cited_by_count":66,"citation_normalized_percentile":{"value":0.94502513,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9876999855041504,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/side-channel-attack","display_name":"Side channel attack","score":0.8289352655410767},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.7059869766235352},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6992118954658508},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6434432864189148},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5409172177314758},{"id":"https://openalex.org/keywords/power-analysis","display_name":"Power analysis","score":0.48334500193595886},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.47114577889442444},{"id":"https://openalex.org/keywords/advanced-encryption-standard","display_name":"Advanced Encryption Standard","score":0.46869397163391113},{"id":"https://openalex.org/keywords/information-leakage","display_name":"Information leakage","score":0.41898593306541443},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.41684022545814514},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3946191966533661},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3745938539505005},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.356547087430954},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35562169551849365},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2234085202217102},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17879116535186768},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.09419324994087219}],"concepts":[{"id":"https://openalex.org/C49289754","wikidata":"https://www.wikidata.org/wiki/Q2267081","display_name":"Side channel attack","level":3,"score":0.8289352655410767},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.7059869766235352},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6992118954658508},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6434432864189148},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5409172177314758},{"id":"https://openalex.org/C71743495","wikidata":"https://www.wikidata.org/wiki/Q2845210","display_name":"Power analysis","level":3,"score":0.48334500193595886},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.47114577889442444},{"id":"https://openalex.org/C94520183","wikidata":"https://www.wikidata.org/wiki/Q190746","display_name":"Advanced Encryption Standard","level":3,"score":0.46869397163391113},{"id":"https://openalex.org/C2779201187","wikidata":"https://www.wikidata.org/wiki/Q2775060","display_name":"Information leakage","level":2,"score":0.41898593306541443},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.41684022545814514},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3946191966533661},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3745938539505005},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.356547087430954},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35562169551849365},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2234085202217102},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17879116535186768},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.09419324994087219},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2019.8758600","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2019.8758600","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE 37th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W65771150","https://openalex.org/W200116028","https://openalex.org/W1480799882","https://openalex.org/W1500461528","https://openalex.org/W1560022750","https://openalex.org/W1562542037","https://openalex.org/W1862426464","https://openalex.org/W1965555277","https://openalex.org/W2098730763","https://openalex.org/W2105114022","https://openalex.org/W2139557356","https://openalex.org/W2154909745","https://openalex.org/W2403248509","https://openalex.org/W2403933547","https://openalex.org/W2513454130","https://openalex.org/W2563852045","https://openalex.org/W2587345967","https://openalex.org/W2727289891","https://openalex.org/W2782017703","https://openalex.org/W2787133591","https://openalex.org/W2791935447","https://openalex.org/W2801350667","https://openalex.org/W2914572864","https://openalex.org/W3102863525","https://openalex.org/W4253111648","https://openalex.org/W6713398481","https://openalex.org/W6750671014"],"related_works":["https://openalex.org/W2545542083","https://openalex.org/W2369513516","https://openalex.org/W2135589629","https://openalex.org/W2029006445","https://openalex.org/W2913264063","https://openalex.org/W2389269032","https://openalex.org/W2384300182","https://openalex.org/W135615942","https://openalex.org/W1491708407","https://openalex.org/W1531684397"],"abstract_inverted_index":{"Power":[0],"side-channel":[1,86,140],"attacks":[2],"(SCAs)":[3],"have":[4],"become":[5],"a":[6,62,107],"major":[7],"concern":[8],"to":[9,14,35,42,64,137,187],"the":[10,38,59,76,118,127,181,185,188],"security":[11],"community":[12],"due":[13],"their":[15],"noninvasive":[16],"feature,":[17],"low-cost,":[18],"and":[19,47,126,151,160,164,170],"effectiveness":[20,163],"in":[21,57],"extracting":[22],"secret":[23],"information":[24],"from":[25],"hardware":[26,39,63,90,108],"implementation":[27],"of":[28,61,89,106,122,177],"cryto":[29],"algorithms.":[30],"Therefore,":[31],"it":[32,116],"is":[33,40,53,174],"imperative":[34],"evaluate":[36],"if":[37],"vulnerable":[41],"SCAs":[43,65],"during":[44],"its":[45,162],"design":[46,68,109,182],"validation":[48],"stages.":[49],"Currently,":[50],"however,":[51],"there":[52],"little":[54],"known":[55],"effort":[56],"evaluating":[58],"vulnerability":[60,143,190],"at":[66,93,113,145],"early":[67],"stage.":[69],"In":[70],"this":[71],"paper,":[72],"we":[73],"propose,":[74],"for":[75,84,195],"first":[77,102],"time,":[78],"an":[79],"automated":[80],"framework,":[81],"named":[82],"RTL-PSC,":[83],"power":[85,104,139],"leakage":[87,141],"assessment":[88,144],"crypto":[91],"designs":[92,157],"register-transfer":[94],"level":[95],"(RTL)":[96],"with":[97],"built-in":[98],"evaluation":[99,119],"metrics.":[100],"RTL-PSC":[101,159,173],"estimates":[103],"profile":[105],"using":[110,158],"functional":[111],"simulation":[112,169],"RTL.":[114,146],"Then":[115],"utilizes":[117],"metrics,":[120],"comprising":[121],"KL":[123],"divergence":[124],"metric":[125,131],"success":[128],"rate":[129],"(SR)":[130],"based":[132,155],"on":[133],"maximum":[134],"likelihood":[135],"estimation":[136],"perform":[138],"(PSC)":[142],"We":[147],"analyze":[148],"Galois-Field":[149],"(GF)":[150],"Look-up":[152],"Table":[153],"(LUT)":[154],"AES":[156],"validate":[161],"accuracy":[165],"through":[166],"both":[167],"gate-level":[168],"FPGA":[171],"results.":[172],"also":[175],"capable":[176],"identifying":[178],"blocks*":[179],"inside":[180],"that":[183],"contribute":[184],"most":[186],"PSC":[189],"which":[191],"can":[192],"be":[193],"used":[194],"efficient":[196],"countermeasure":[197],"implementation.":[198]},"counts_by_year":[{"year":2025,"cited_by_count":16},{"year":2024,"cited_by_count":12},{"year":2023,"cited_by_count":12},{"year":2022,"cited_by_count":10},{"year":2021,"cited_by_count":9},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}