{"id":"https://openalex.org/W2806153715","doi":"https://doi.org/10.1109/vts.2018.8368653","title":"Special session on BIST/calibration of A/MS devices","display_name":"Special session on BIST/calibration of A/MS devices","publication_year":2018,"publication_date":"2018-04-01","ids":{"openalex":"https://openalex.org/W2806153715","doi":"https://doi.org/10.1109/vts.2018.8368653","mag":"2806153715"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2018.8368653","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2018.8368653","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 36th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028347469","display_name":"Hans-Mart von Staudt","orcid":null},"institutions":[{"id":"https://openalex.org/I2799856747","display_name":"Dialog Semiconductor (Germany)","ror":"https://ror.org/03j0xs842","country_code":"DE","type":"company","lineage":["https://openalex.org/I2799856747"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Hans-Mart von Staudt","raw_affiliation_strings":["Dialog Semiconductor, Germany"],"affiliations":[{"raw_affiliation_string":"Dialog Semiconductor, Germany","institution_ids":["https://openalex.org/I2799856747"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001696877","display_name":"James Izon","orcid":null},"institutions":[{"id":"https://openalex.org/I74760111","display_name":"Texas Instruments (United States)","ror":"https://ror.org/03vsmv677","country_code":"US","type":"company","lineage":["https://openalex.org/I74760111"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"James Izon","raw_affiliation_strings":["Texas Instruments, High accuracy trim, USA","Texas Instruments, High Accuracy Trim, USA"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, High accuracy trim, USA","institution_ids":["https://openalex.org/I74760111"]},{"raw_affiliation_string":"Texas Instruments, High Accuracy Trim, USA","institution_ids":["https://openalex.org/I74760111"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058946013","display_name":"Sule Ozev","orcid":"https://orcid.org/0000-0002-3636-715X"},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sule Ozev","raw_affiliation_strings":["Arizona State University, USA"],"affiliations":[{"raw_affiliation_string":"Arizona State University, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006256979","display_name":"Peter Sarson","orcid":"https://orcid.org/0000-0002-7150-2281"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Peter Sarson","raw_affiliation_strings":["Dialog Semiconductor, UK"],"affiliations":[{"raw_affiliation_string":"Dialog Semiconductor, UK","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5028347469"],"corresponding_institution_ids":["https://openalex.org/I2799856747"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.04989368,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9789000153541565,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.8960131406784058},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.7662785649299622},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.690102219581604},{"id":"https://openalex.org/keywords/focus","display_name":"Focus (optics)","score":0.5455957055091858},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.4408608675003052},{"id":"https://openalex.org/keywords/world-wide-web","display_name":"World Wide Web","score":0.06374955177307129}],"concepts":[{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.8960131406784058},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.7662785649299622},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.690102219581604},{"id":"https://openalex.org/C192209626","wikidata":"https://www.wikidata.org/wiki/Q190909","display_name":"Focus (optics)","level":2,"score":0.5455957055091858},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.4408608675003052},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.06374955177307129},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2018.8368653","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2018.8368653","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 36th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W4296749040","https://openalex.org/W4230197055","https://openalex.org/W621808327","https://openalex.org/W644007644","https://openalex.org/W2497198634","https://openalex.org/W3012257603","https://openalex.org/W1586784764","https://openalex.org/W4292264782","https://openalex.org/W1559289099"],"abstract_inverted_index":{"This":[0],"special":[1,27],"session":[2,28],"will":[3,29],"focus":[4],"on":[5,14,21],"new":[6,33],"ways":[7],"of":[8,13,46],"performing":[9],"calibration":[10,36],"and":[11,35,42],"test":[12,34],"chip":[15],"circuits":[16],"that":[17],"historically":[18],"were":[19],"performed":[20],"ATE.":[22],"The":[23],"presentation":[24],"in":[25],"this":[26],"demonstrate":[30],"how":[31],"these":[32],"techniques":[37],"help":[38],"to":[39],"reduce":[40],"cost":[41],"increase":[43],"the":[44,50],"quality":[45],"semiconductor":[47],"shipped":[48],"into":[49],"field.":[51]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}