{"id":"https://openalex.org/W2806771822","doi":"https://doi.org/10.1109/vts.2018.8368647","title":"Staggered ATPG with capture-per-cycle observation test points","display_name":"Staggered ATPG with capture-per-cycle observation test points","publication_year":2018,"publication_date":"2018-04-01","ids":{"openalex":"https://openalex.org/W2806771822","doi":"https://doi.org/10.1109/vts.2018.8368647","mag":"2806771822"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2018.8368647","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2018.8368647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 36th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102984811","display_name":"Yingdi Liu","orcid":"https://orcid.org/0009-0000-9255-7305"},"institutions":[{"id":"https://openalex.org/I126307644","display_name":"University of Iowa","ror":"https://ror.org/036jqmy94","country_code":"US","type":"education","lineage":["https://openalex.org/I126307644"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yingdi Liu","raw_affiliation_strings":["University of Iowa, Iowa City, IA, USA"],"affiliations":[{"raw_affiliation_string":"University of Iowa, Iowa City, IA, USA","institution_ids":["https://openalex.org/I126307644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080960636","display_name":"Janusz Rajski","orcid":"https://orcid.org/0000-0003-2124-447X"},"institutions":[{"id":"https://openalex.org/I4210137693","display_name":"Siemens (United States)","ror":"https://ror.org/04axb7e79","country_code":"US","type":"company","lineage":["https://openalex.org/I1325886976","https://openalex.org/I4210137693"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Janusz Rajski","raw_affiliation_strings":["Mentor - A Siemens Business, Wilsonville, OR, USA"],"affiliations":[{"raw_affiliation_string":"Mentor - A Siemens Business, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210137693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077101123","display_name":"S.M. Reddy","orcid":"https://orcid.org/0000-0001-9208-8262"},"institutions":[{"id":"https://openalex.org/I126307644","display_name":"University of Iowa","ror":"https://ror.org/036jqmy94","country_code":"US","type":"education","lineage":["https://openalex.org/I126307644"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhakar M. Reddy","raw_affiliation_strings":["University of Iowa, Iowa City, IA, USA"],"affiliations":[{"raw_affiliation_string":"University of Iowa, Iowa City, IA, USA","institution_ids":["https://openalex.org/I126307644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002725206","display_name":"J\u0119drzej Solecki","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137693","display_name":"Siemens (United States)","ror":"https://ror.org/04axb7e79","country_code":"US","type":"company","lineage":["https://openalex.org/I1325886976","https://openalex.org/I4210137693"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jedrzej Solecki","raw_affiliation_strings":["Mentor - A Siemens Business, Wilsonville, OR, USA"],"affiliations":[{"raw_affiliation_string":"Mentor - A Siemens Business, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210137693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072675590","display_name":"Jerzy Tyszer","orcid":"https://orcid.org/0000-0001-9722-2344"},"institutions":[{"id":"https://openalex.org/I46597724","display_name":"Pozna\u0144 University of Technology","ror":"https://ror.org/00p7p3302","country_code":"PL","type":"education","lineage":["https://openalex.org/I46597724"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Jerzy Tyszer","raw_affiliation_strings":["Politechnika Poznanska, Poznan, PL"],"affiliations":[{"raw_affiliation_string":"Politechnika Poznanska, Poznan, PL","institution_ids":["https://openalex.org/I46597724"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5102984811"],"corresponding_institution_ids":["https://openalex.org/I126307644"],"apc_list":null,"apc_paid":null,"fwci":2.0197,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.86164752,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9890999794006348,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.9059510231018066},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6966164112091064},{"id":"https://openalex.org/keywords/observability","display_name":"Observability","score":0.6958925127983093},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.62452632188797},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5656924247741699},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5205003619194031},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.5129796862602234},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5069825649261475},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.49921631813049316},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.48735103011131287},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3949206471443176},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3359575867652893},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22994869947433472},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2118704617023468},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.1885603964328766},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.14790192246437073},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.10363054275512695}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.9059510231018066},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6966164112091064},{"id":"https://openalex.org/C36299963","wikidata":"https://www.wikidata.org/wiki/Q1369844","display_name":"Observability","level":2,"score":0.6958925127983093},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.62452632188797},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5656924247741699},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5205003619194031},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.5129796862602234},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5069825649261475},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.49921631813049316},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.48735103011131287},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3949206471443176},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3359575867652893},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22994869947433472},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2118704617023468},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.1885603964328766},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.14790192246437073},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.10363054275512695},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C28826006","wikidata":"https://www.wikidata.org/wiki/Q33521","display_name":"Applied mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2018.8368647","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2018.8368647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 36th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6600000262260437,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W327215","https://openalex.org/W52459088","https://openalex.org/W1829756786","https://openalex.org/W2067601098","https://openalex.org/W2096957602","https://openalex.org/W2098824454","https://openalex.org/W2101900253","https://openalex.org/W2110019537","https://openalex.org/W2111151532","https://openalex.org/W2133884850","https://openalex.org/W2137515777","https://openalex.org/W2152408903","https://openalex.org/W2162765851","https://openalex.org/W2167255265","https://openalex.org/W2524537451","https://openalex.org/W2570554800","https://openalex.org/W2570882127","https://openalex.org/W2781764167","https://openalex.org/W4246946477","https://openalex.org/W4246988259","https://openalex.org/W6602054072","https://openalex.org/W6680496137","https://openalex.org/W6684812068","https://openalex.org/W6747157590","https://openalex.org/W6794063677"],"related_works":["https://openalex.org/W3088373974","https://openalex.org/W2127184179","https://openalex.org/W1581610324","https://openalex.org/W2160753176","https://openalex.org/W2143881398","https://openalex.org/W2117171289","https://openalex.org/W2046352832","https://openalex.org/W2888456858","https://openalex.org/W1852363244","https://openalex.org/W2538245800"],"abstract_inverted_index":{"This":[0,59],"paper":[1],"presents":[2],"a":[3,18,34,97,121],"new":[4,60],"staggered":[5,104],"test":[6,26,45,57,69,72,105,110],"pattern":[7,73],"generation":[8],"scheme.":[9],"It":[10,90],"produces":[11],"deterministic":[12],"stimuli":[13],"in":[14],"the":[15,41,82,87,125,137],"course":[16],"of":[17,43,96,136],"test-per-clock-based":[19],"process":[20],"by":[21],"using":[22],"dedicated":[23,37],"capture-per-cycle":[24,108],"observation":[25,29,109],"points.":[27],"These":[28],"points,":[30],"once":[31],"inserted":[32,114],"into":[33],"design,":[35],"form":[36],"scan":[38,53,61,94,117],"chains":[39],"with":[40,120],"capability":[42],"capturing":[44],"responses":[46],"during":[47],"shift":[48],"cycles":[49],"when":[50],"other":[51],"regular":[52],"cells":[54,95],"are":[55,112,141],"loading":[56],"patterns.":[58,106],"infrastructure":[62],"enables":[63],"one":[64],"to":[65],"generate":[66],"more":[67],"compact":[68],"patterns,":[70],"reduce":[71],"counts,":[74],"systematically":[75],"detect":[76],"many":[77],"additional":[78],"faults,":[79],"and":[80,140],"keep":[81],"resultant":[83],"silicon":[84],"real-estate":[85],"at":[86,115],"acceptable":[88],"level.":[89],"appears":[91],"that":[92],"original":[93],"design":[98],"can":[99],"provide":[100],"good":[101],"observability":[102],"for":[103,130],"Thus,":[107],"points":[111],"directly":[113],"selected":[116],"cells'":[118],"inputs":[119],"minimal":[122],"impact":[123],"on":[124],"design.":[126],"Experimental":[127],"results":[128],"obtained":[129],"large":[131],"industrial":[132],"designs":[133],"illustrate":[134],"feasibility":[135],"proposed":[138],"ATPG":[139],"reported":[142],"herein.":[143]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}