{"id":"https://openalex.org/W2807514522","doi":"https://doi.org/10.1109/vts.2018.8368634","title":"IP session on ISO26262 EDA","display_name":"IP session on ISO26262 EDA","publication_year":2018,"publication_date":"2018-04-01","ids":{"openalex":"https://openalex.org/W2807514522","doi":"https://doi.org/10.1109/vts.2018.8368634","mag":"2807514522"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2018.8368634","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2018.8368634","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 36th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027024294","display_name":"Art Schaldenbrand","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Art Schaldenbrand","raw_affiliation_strings":["Cadence, UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence, UK","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108606295","display_name":"Y. Zorian","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yervant Zorian","raw_affiliation_strings":["Synopsis, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsis, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063906167","display_name":"Stephen Sunter","orcid":null},"institutions":[{"id":"https://openalex.org/I4210089624","display_name":"International Centre for Women Playwrights","ror":"https://ror.org/008nvwa10","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210089624"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Stephen Sunter","raw_affiliation_strings":["Mentor, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor, USA","institution_ids":["https://openalex.org/I4210089624"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006256979","display_name":"Peter Sarson","orcid":"https://orcid.org/0000-0002-7150-2281"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Peter Sarson","raw_affiliation_strings":["Dialog Semiconductor (organizer), UK"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dialog Semiconductor (organizer), UK","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9659000039100647,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.964900016784668,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.6367961168289185},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6249654293060303},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6041663289070129},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.5714721083641052},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.5550979971885681},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5414801239967346},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5183335542678833},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.5142375826835632},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.49706366658210754},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4866507947444916},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.479314923286438},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.45419150590896606},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.44410091638565063},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.44227513670921326},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.44190913438796997},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.4268730580806732},{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.42470160126686096},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41311758756637573},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4121086597442627},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39439910650253296},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25959354639053345},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.18664920330047607},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.1764630675315857},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17512881755828857},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06759229302406311}],"concepts":[{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.6367961168289185},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6249654293060303},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6041663289070129},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.5714721083641052},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.5550979971885681},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5414801239967346},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5183335542678833},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.5142375826835632},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.49706366658210754},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4866507947444916},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.479314923286438},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.45419150590896606},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.44410091638565063},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.44227513670921326},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.44190913438796997},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.4268730580806732},{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.42470160126686096},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41311758756637573},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4121086597442627},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39439910650253296},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25959354639053345},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.18664920330047607},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.1764630675315857},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17512881755828857},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06759229302406311},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2018.8368634","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2018.8368634","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 IEEE 36th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2376028644","https://openalex.org/W4386159957","https://openalex.org/W1605062719","https://openalex.org/W2091329789","https://openalex.org/W1966345231","https://openalex.org/W2102933388","https://openalex.org/W2386022279","https://openalex.org/W2010454440","https://openalex.org/W2253173388","https://openalex.org/W2146757344"],"abstract_inverted_index":{"The":[0],"following":[1],"topics":[2],"are":[3],"dealt":[4],"with:":[5],"integrated":[6,15,18,26],"circuit":[7,16,19,27],"testing;":[8,10],"logic":[9,21],"automatic":[11,29],"test":[12,30],"pattern":[13],"generation;":[14],"design;":[17,22],"manufacture;":[20],"system-on-chip;":[23],"fault":[24],"diagnosis;":[25],"reliability;":[28],"equipment.":[31]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}