{"id":"https://openalex.org/W2616454726","doi":"https://doi.org/10.1109/vts.2017.7928947","title":"Dynamically obfuscated scan for protecting IPs against scan-based attacks throughout supply chain","display_name":"Dynamically obfuscated scan for protecting IPs against scan-based attacks throughout supply chain","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2616454726","doi":"https://doi.org/10.1109/vts.2017.7928947","mag":"2616454726"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2017.7928947","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2017.7928947","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 35th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043228646","display_name":"Dongrong Zhang","orcid":"https://orcid.org/0000-0001-5351-592X"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dongrong Zhang","raw_affiliation_strings":["Dept of EE, Beihang University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept of EE, Beihang University","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049009050","display_name":"Miao He","orcid":"https://orcid.org/0000-0002-2147-7751"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Miao He","raw_affiliation_strings":["Dept of EE, Beihang University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept of EE, Beihang University","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101654149","display_name":"Xiaoxiao Wang","orcid":"https://orcid.org/0000-0001-7943-8360"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiaoxiao Wang","raw_affiliation_strings":["Dept of ECE, University of Florida"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept of ECE, University of Florida","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073054890","display_name":"Mark Tehranipoor","orcid":"https://orcid.org/0000-0003-4699-3231"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Tehranipoor","raw_affiliation_strings":["Dept of ECE, University of Florida"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept of ECE, University of Florida","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8496,"has_fulltext":false,"cited_by_count":33,"citation_normalized_percentile":{"value":0.86584523,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.992900013923645,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.8845227956771851},{"id":"https://openalex.org/keywords/obfuscation","display_name":"Obfuscation","score":0.8001700639724731},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7025619149208069},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5726553201675415},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.5551561713218689},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.5195277333259583},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.513002336025238},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.49152860045433044},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.4738005995750427},{"id":"https://openalex.org/keywords/side-channel-attack","display_name":"Side channel attack","score":0.46500903367996216},{"id":"https://openalex.org/keywords/hardware-security-module","display_name":"Hardware security module","score":0.45589426159858704},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.43105974793434143},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.41995781660079956},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.4187707304954529},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.41140204668045044},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.35482966899871826},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.3306024670600891},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2114955186843872},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.19717621803283691},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19193381071090698},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.14192605018615723},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.10759899020195007}],"concepts":[{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.8845227956771851},{"id":"https://openalex.org/C40305131","wikidata":"https://www.wikidata.org/wiki/Q2616305","display_name":"Obfuscation","level":2,"score":0.8001700639724731},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7025619149208069},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5726553201675415},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.5551561713218689},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.5195277333259583},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.513002336025238},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.49152860045433044},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.4738005995750427},{"id":"https://openalex.org/C49289754","wikidata":"https://www.wikidata.org/wiki/Q2267081","display_name":"Side channel attack","level":3,"score":0.46500903367996216},{"id":"https://openalex.org/C39217717","wikidata":"https://www.wikidata.org/wiki/Q1432354","display_name":"Hardware security module","level":3,"score":0.45589426159858704},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.43105974793434143},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.41995781660079956},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.4187707304954529},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.41140204668045044},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.35482966899871826},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.3306024670600891},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2114955186843872},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.19717621803283691},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19193381071090698},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.14192605018615723},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.10759899020195007},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2017.7928947","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2017.7928947","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 35th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7099999785423279,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":46,"referenced_works":["https://openalex.org/W1492283300","https://openalex.org/W1563937974","https://openalex.org/W1664227763","https://openalex.org/W1978060422","https://openalex.org/W1982627425","https://openalex.org/W1982643606","https://openalex.org/W1992008051","https://openalex.org/W2005090156","https://openalex.org/W2010903499","https://openalex.org/W2025669099","https://openalex.org/W2046867211","https://openalex.org/W2048183989","https://openalex.org/W2053303358","https://openalex.org/W2061551573","https://openalex.org/W2062658790","https://openalex.org/W2078353671","https://openalex.org/W2093439000","https://openalex.org/W2101017779","https://openalex.org/W2101863706","https://openalex.org/W2124928244","https://openalex.org/W2130364905","https://openalex.org/W2130468378","https://openalex.org/W2138366492","https://openalex.org/W2141624968","https://openalex.org/W2142537526","https://openalex.org/W2144980381","https://openalex.org/W2146689260","https://openalex.org/W2155441237","https://openalex.org/W2156692142","https://openalex.org/W2166832790","https://openalex.org/W2170489924","https://openalex.org/W2513553310","https://openalex.org/W2526914141","https://openalex.org/W2549775107","https://openalex.org/W2550198774","https://openalex.org/W2588382938","https://openalex.org/W3147739306","https://openalex.org/W4239413599","https://openalex.org/W6637263959","https://openalex.org/W6646078799","https://openalex.org/W6663883336","https://openalex.org/W6666443212","https://openalex.org/W6681113282","https://openalex.org/W6682894607","https://openalex.org/W6685043173","https://openalex.org/W6727985787"],"related_works":["https://openalex.org/W3186150091","https://openalex.org/W2759901721","https://openalex.org/W4321192641","https://openalex.org/W2566543615","https://openalex.org/W2911286527","https://openalex.org/W2553035740","https://openalex.org/W2111928029","https://openalex.org/W2134712318","https://openalex.org/W4311080747","https://openalex.org/W4292874131"],"abstract_inverted_index":{"Scan-based":[0],"test":[1,57,123,182],"is":[2,13,67,164,178],"commonly":[3],"used":[4],"to":[5,16,69],"increase":[6],"testability":[7],"and":[8,59,77,88,122,128,152,172,176],"fault":[9],"coverage,":[10],"however,":[11],"it":[12],"also":[14],"known":[15],"be":[17,34,70,102],"a":[18,44,112],"liability":[19],"for":[20,48],"chip":[21],"security.":[22],"Research":[23],"has":[24],"shown":[25],"that":[26,140,156],"intellectual":[27],"property":[28],"(IP)":[29],"or":[30],"secret":[31],"keys":[32],"can":[33,78,101,144],"leaked":[35],"through":[36],"scan-based":[37,52,154],"attacks.":[38,53],"In":[39],"this":[40],"paper,":[41],"we":[42],"propose":[43],"dynamically-obfuscated":[45],"scan":[46,75,81,108],"design":[47,163],"protecting":[49,60],"IPs":[50],"against":[51,72],"By":[54],"perturbing":[55],"all":[56,80],"patterns/responses":[58],"the":[61,64,95,98,141,158],"obfuscation":[62,159],"key,":[63],"proposed":[65,99,142,162],"architecture":[66,100],"proven":[68],"robust":[71],"existing":[73,148],"non-invasive":[74],"attacks,":[76],"protect":[79,145],"data":[82],"from":[83,147],"attackers":[84],"in":[85],"foundry,":[86],"assembly,":[87],"system":[89],"developers":[90],"(i.e.,":[91],"OEMs)":[92],"without":[93,110],"compromising":[94],"testability.":[96],"Furthermore,":[97],"easily":[103],"plugged":[104],"into":[105],"EDA":[106],"generated":[107],"chains":[109],"having":[111],"noticeable":[113],"impact":[114,180],"on":[115,134,168,181],"conventional":[116],"integrated":[117],"circuit":[118],"(IC)":[119],"design,":[120],"manufacturing,":[121],"flow.":[124],"Finally,":[125],"detailed":[126],"security":[127],"experimental":[129],"analyses":[130],"have":[131],"been":[132],"performed":[133],"several":[135],"benchmarks.":[136],"The":[137,161],"results":[138],"demonstrate":[139],"method":[143],"chips":[146],"brute":[149],"force,":[150],"differential,":[151],"other":[153],"attacks":[155],"target":[157],"key.":[160],"of":[165],"low":[166],"overhead":[167],"area,":[169],"power":[170],"consumption,":[171],"pattern":[173],"generation":[174],"time,":[175],"there":[177],"no":[179],"time.":[183]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}