{"id":"https://openalex.org/W2614595036","doi":"https://doi.org/10.1109/vts.2017.7928942","title":"A framework for fast test generation at the RTL","display_name":"A framework for fast test generation at the RTL","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2614595036","doi":"https://doi.org/10.1109/vts.2017.7928942","mag":"2614595036"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2017.7928942","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2017.7928942","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 35th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008936808","display_name":"Kelson Gent","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kelson Gent","raw_affiliation_strings":["Bradley Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, VA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112654080","display_name":"Akash Agrawal","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Akash Agrawal","raw_affiliation_strings":["Bradley Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, VA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5108516165","display_name":"Michael S. Hsiao","orcid":null},"institutions":[{"id":"https://openalex.org/I859038795","display_name":"Virginia Tech","ror":"https://ror.org/02smfhw86","country_code":"US","type":"education","lineage":["https://openalex.org/I859038795"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Michael S. Hsiao","raw_affiliation_strings":["Bradley Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, VA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Bradley Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, VA, USA","institution_ids":["https://openalex.org/I859038795"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2312,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.48330263,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8539282083511353},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7591525316238403},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.6536951065063477},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.5050230622291565},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.48722854256629944},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4871916174888611},{"id":"https://openalex.org/keywords/swarm-intelligence","display_name":"Swarm intelligence","score":0.47305455803871155},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4444204270839691},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.44344109296798706},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3874322772026062},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3300411105155945},{"id":"https://openalex.org/keywords/particle-swarm-optimization","display_name":"Particle swarm optimization","score":0.14109930396080017},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.1132861077785492},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.104888916015625}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8539282083511353},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7591525316238403},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.6536951065063477},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.5050230622291565},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.48722854256629944},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4871916174888611},{"id":"https://openalex.org/C119487961","wikidata":"https://www.wikidata.org/wiki/Q863960","display_name":"Swarm intelligence","level":3,"score":0.47305455803871155},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4444204270839691},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.44344109296798706},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3874322772026062},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3300411105155945},{"id":"https://openalex.org/C85617194","wikidata":"https://www.wikidata.org/wiki/Q2072794","display_name":"Particle swarm optimization","level":2,"score":0.14109930396080017},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.1132861077785492},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.104888916015625},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2017.7928942","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2017.7928942","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 35th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1537124481","https://openalex.org/W1987003477","https://openalex.org/W2005532768","https://openalex.org/W2020752185","https://openalex.org/W2102691476","https://openalex.org/W2105352502","https://openalex.org/W2114179668","https://openalex.org/W2127005882","https://openalex.org/W2128717838","https://openalex.org/W2134266413","https://openalex.org/W2138788987","https://openalex.org/W2141412440","https://openalex.org/W2154969678","https://openalex.org/W2155298431","https://openalex.org/W2156747864","https://openalex.org/W2167707883","https://openalex.org/W2418057913","https://openalex.org/W2535245920","https://openalex.org/W3149357776","https://openalex.org/W6683036265","https://openalex.org/W6716669301","https://openalex.org/W6729244053"],"related_works":["https://openalex.org/W2613338245","https://openalex.org/W2535245920","https://openalex.org/W2163047760","https://openalex.org/W2614595036","https://openalex.org/W1516913161","https://openalex.org/W2057433396","https://openalex.org/W2890156894","https://openalex.org/W2136503711","https://openalex.org/W2955439067","https://openalex.org/W1592696310"],"abstract_inverted_index":{"We":[0,66],"present":[1],"a":[2],"framework":[3],"for":[4,88,162],"high":[5,76],"quality":[6,77],"functional":[7,78],"test":[8,79,89,94],"generation":[9,118],"at":[10,81],"the":[11,25,31,36,69,82,130,141],"RTL.":[12,83],"The":[13],"method":[14,70],"utilizes":[15],"static":[16],"learning":[17],"to":[18,45,74,102,128,152,172],"derive":[19],"cross":[20],"cycle":[21],"relationships":[22],"which":[23,166],"helps":[24],"search":[26],"algorithm":[27,56],"make":[28],"inferences":[29],"about":[30],"potential":[32],"execution":[33],"path":[34],"in":[35,140],"next":[37],"cycle.":[38],"Additionally,":[39,120],"dynamic":[40],"taint":[41],"analysis":[42],"is":[43,57],"adapted":[44],"model":[46],"behavioral":[47,63],"propagation.":[48],"Finally,":[49],"an":[50,60],"ant":[51],"colony":[52],"optimization":[53],"swarm":[54],"intelligence":[55],"combined":[58],"with":[59,96,145],"operator":[61],"level":[62,108,117,123,156],"coverage":[64,100,134],"metric.":[65],"show":[67],"that":[68],"can":[71,92],"be":[72],"used":[73],"generate":[75,93],"patterns":[80,161],"By":[84],"leveraging":[85],"RTL":[86],"code":[87],"generation,":[90],"we":[91,125,149],"vectors":[95],"comparable":[97],"levels":[98,132],"of":[99,133,143],"up":[101],"100\u00d7":[103],"times":[104],"faster":[105,114],"than":[106,112,115],"gate":[107,122,155],"ATPG":[109,157,168],"and":[110,139,164],"more":[111],"10\u00d7":[113],"mixed":[116],"techniques.":[119],"without":[121],"information,":[124],"are":[126,150,170],"able":[127,151],"approach":[129],"highest":[131],"seen":[135],"by":[136],"previous":[137],"techniques":[138,169],"case":[142],"circuits":[144],"deep":[146],"narrow":[147],"states,":[148],"greatly":[153],"exceed":[154],"performance":[158],"including":[159],"generating":[160],"b12word":[163],"FABSCALAR,":[165],"prior":[167],"unable":[171],"sufficiently":[173],"handle.":[174]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}