{"id":"https://openalex.org/W2615761892","doi":"https://doi.org/10.1109/vts.2017.7928936","title":"At-speed capture global noise reduction & low-power memory test architecture","display_name":"At-speed capture global noise reduction & low-power memory test architecture","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2615761892","doi":"https://doi.org/10.1109/vts.2017.7928936","mag":"2615761892"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2017.7928936","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2017.7928936","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 35th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085906985","display_name":"Bonita Bhaskaran","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Bonita Bhaskaran","raw_affiliation_strings":["DFT Engineering, NVIDIA Corp., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"DFT Engineering, NVIDIA Corp., Santa Clara, CA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065631513","display_name":"Sailendra Chadalavada","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sailendra Chadalavada","raw_affiliation_strings":["DFT Engineering, NVIDIA Corp., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"DFT Engineering, NVIDIA Corp., Santa Clara, CA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009749203","display_name":"Shantanu Sarangi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shantanu Sarangi","raw_affiliation_strings":["DFT Engineering, NVIDIA Corp., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"DFT Engineering, NVIDIA Corp., Santa Clara, CA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060268491","display_name":"Nithin Valentine","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nithin Valentine","raw_affiliation_strings":["DFT Engineering, NVIDIA Corp., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"DFT Engineering, NVIDIA Corp., Santa Clara, CA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015580428","display_name":"Venkat Abilash Reddy Nerallapally","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Venkat Abilash Reddy Nerallapally","raw_affiliation_strings":["DFT Engineering, NVIDIA Corp., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"DFT Engineering, NVIDIA Corp., Santa Clara, CA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021581865","display_name":"Ayub Abdollahian","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ayub Abdollahian","raw_affiliation_strings":["DFT Engineering, NVIDIA Corp., Santa Clara, CA"],"affiliations":[{"raw_affiliation_string":"DFT Engineering, NVIDIA Corp., Santa Clara, CA","institution_ids":["https://openalex.org/I4210127875"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5085906985"],"corresponding_institution_ids":["https://openalex.org/I4210127875"],"apc_list":null,"apc_paid":null,"fwci":0.2867,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.57849492,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-droop","display_name":"Voltage droop","score":0.7142661213874817},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6698040962219238},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.6467106342315674},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5684322118759155},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5108067989349365},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.5084689855575562},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4811062216758728},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4415081739425659},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4357786476612091},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4349614083766937},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.41124340891838074},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3463529944419861},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32932978868484497},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3107462525367737},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.3020435869693756},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2230733036994934},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17235884070396423},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.12270256876945496}],"concepts":[{"id":"https://openalex.org/C40760162","wikidata":"https://www.wikidata.org/wiki/Q10920295","display_name":"Voltage droop","level":4,"score":0.7142661213874817},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6698040962219238},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.6467106342315674},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5684322118759155},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5108067989349365},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.5084689855575562},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4811062216758728},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4415081739425659},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4357786476612091},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4349614083766937},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.41124340891838074},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3463529944419861},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32932978868484497},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3107462525367737},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.3020435869693756},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2230733036994934},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17235884070396423},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.12270256876945496},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2017.7928936","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2017.7928936","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 35th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2015184298","https://openalex.org/W2119521940","https://openalex.org/W2128237213","https://openalex.org/W2133162007","https://openalex.org/W2154781197","https://openalex.org/W2402469790","https://openalex.org/W2404791559","https://openalex.org/W3150953732","https://openalex.org/W6682599810"],"related_works":["https://openalex.org/W1524378029","https://openalex.org/W3163143851","https://openalex.org/W1846364305","https://openalex.org/W2102121056","https://openalex.org/W2662219006","https://openalex.org/W2561005478","https://openalex.org/W3009963418","https://openalex.org/W2293815340","https://openalex.org/W2075053969","https://openalex.org/W3093911585"],"abstract_inverted_index":{"Traditionally,":[0],"DFT":[1,43],"patterns":[2],"exacerbate":[3],"dynamic":[4,117],"power":[5,25,31,37,62,69,118],"consumption":[6,38],"in":[7,47],"large":[8],"ASICs.":[9],"At-speed":[10],"scan":[11],"and":[12,20],"memory":[13,88],"tests":[14],"are":[15],"sensitive":[16],"to":[17,51,65],"voltage":[18],"droop":[19],"peak":[21],"current":[22],"because":[23],"the":[24,54,96,105],"grid":[26],"is":[27,39,50,58,63],"designed":[28],"for":[29,112],"functional":[30],"viruses":[32],"(maximum":[33],"workload":[34],"applications)":[35],"whose":[36],"much":[40],"lower":[41],"than":[42],"patterns.":[44],"Our":[45],"goal":[46],"this":[48],"work":[49],"ensure":[52],"that":[53],"quality":[55],"of":[56,95,107],"test":[57],"not":[59],"compromised":[60],"while":[61],"constrained":[64],"be":[66],"within":[67],"sign-off":[68],"budgets.":[70],"We":[71],"present":[72,92],"an":[73,93],"IEEE":[74],"1500-compliant":[75],"Global":[76],"Low":[77,98],"Power":[78,99],"Capture":[79],"(GLPC)":[80],"architecture":[81],"with":[82],"minimized":[83],"interconnects":[84],"between":[85],"sub-blocks.":[86],"For":[87],"tests,":[89],"we":[90],"also":[91],"extension":[94],"architecture,":[97],"MBIST":[100],"(LP-MBIST)":[101],"which":[102],"shuts":[103],"down":[104],"toggling":[106],"logic":[108],"flops.":[109],"Experimental":[110],"results":[111],"both":[113],"architectures":[114],"show":[115],"appreciable":[116],"reduction":[119],"on":[120],"recently":[121],"taped":[122],"out":[123],"16nm":[124],"ASIC":[125],"chips.":[126]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}