{"id":"https://openalex.org/W2614846577","doi":"https://doi.org/10.1109/vts.2017.7928928","title":"Fast WAT test structure for measuring Vt variance based on latch-based comparators","display_name":"Fast WAT test structure for measuring Vt variance based on latch-based comparators","publication_year":2017,"publication_date":"2017-04-01","ids":{"openalex":"https://openalex.org/W2614846577","doi":"https://doi.org/10.1109/vts.2017.7928928","mag":"2614846577"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2017.7928928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2017.7928928","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 35th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055627620","display_name":"Kao-Chi Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kao-Chi Lee","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109999808","display_name":"Kai\u2013Chiang Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Kai-Chiang Wu","raw_affiliation_strings":["Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109384994","display_name":"Chih-Ying Tsai","orcid":null},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Ying Tsai","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045156360","display_name":"Mango C.-T. Chao","orcid":"https://orcid.org/0000-0002-7299-9015"},"institutions":[{"id":"https://openalex.org/I148366613","display_name":"National Yang Ming Chiao Tung University","ror":"https://ror.org/00se2k293","country_code":"TW","type":"education","lineage":["https://openalex.org/I148366613"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Mango Chia-Tso Chao","raw_affiliation_strings":["Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I148366613"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.05274067,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.724064826965332},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5919245481491089},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.5889706015586853},{"id":"https://openalex.org/keywords/device-under-test","display_name":"Device under test","score":0.5491734147071838},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.5468055009841919},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5133763551712036},{"id":"https://openalex.org/keywords/iddq-testing","display_name":"Iddq testing","score":0.4658810496330261},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.44851189851760864},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.44775623083114624},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4333820939064026},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4252110421657562},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.41498127579689026},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3254026770591736},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.246433287858963},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24204498529434204},{"id":"https://openalex.org/keywords/scattering-parameters","display_name":"Scattering parameters","score":0.17141607403755188}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.724064826965332},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5919245481491089},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.5889706015586853},{"id":"https://openalex.org/C76249512","wikidata":"https://www.wikidata.org/wiki/Q1206780","display_name":"Device under test","level":3,"score":0.5491734147071838},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.5468055009841919},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5133763551712036},{"id":"https://openalex.org/C206678392","wikidata":"https://www.wikidata.org/wiki/Q5987815","display_name":"Iddq testing","level":3,"score":0.4658810496330261},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.44851189851760864},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.44775623083114624},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4333820939064026},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4252110421657562},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.41498127579689026},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3254026770591736},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.246433287858963},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24204498529434204},{"id":"https://openalex.org/C195266298","wikidata":"https://www.wikidata.org/wiki/Q2165620","display_name":"Scattering parameters","level":2,"score":0.17141607403755188},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2017.7928928","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2017.7928928","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 IEEE 35th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4099999964237213,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1965072200","https://openalex.org/W1987366127","https://openalex.org/W1997407109","https://openalex.org/W2029575390","https://openalex.org/W2042809000","https://openalex.org/W2049747085","https://openalex.org/W2057541401","https://openalex.org/W2087429211","https://openalex.org/W2104010258","https://openalex.org/W2115445420","https://openalex.org/W2119776516","https://openalex.org/W2126030992","https://openalex.org/W2135252524","https://openalex.org/W2151269391","https://openalex.org/W2167232152","https://openalex.org/W2320628389","https://openalex.org/W6649931594"],"related_works":["https://openalex.org/W2085719533","https://openalex.org/W2048420745","https://openalex.org/W4247722124","https://openalex.org/W2105137062","https://openalex.org/W2525077515","https://openalex.org/W2118152793","https://openalex.org/W2141625582","https://openalex.org/W3033444345","https://openalex.org/W2151280516","https://openalex.org/W2614846577"],"abstract_inverted_index":{"As":[0],"the":[1,24,42,64,72,129],"technology":[2],"of":[3,38,67,74,96,102,128],"IC":[4],"manufacturing":[5],"continually":[6],"scales":[7],"down,":[8],"process":[9,22,90,119],"variations":[10,91],"become":[11],"more":[12,14],"and":[13,109,126],"crucial":[15],"than":[16],"before.":[17],"To":[18],"statistically":[19],"characterize":[20],"local":[21],"variations,":[23],"traditional":[25],"array-based":[26,43],"test":[27,44,85,131],"structure":[28,45,86],"measures":[29],"threshold":[30],"voltage":[31],"(Vt)":[32],"for":[33,49,133],"a":[34,82],"sufficiently":[35],"large":[36,65],"number":[37,66],"devices-under-test":[39],"(DUTs).":[40],"However,":[41],"requires":[46],"long":[47],"time":[48],"DUT-by-DUT":[50],"measurement;":[51],"furthermore,":[52],"it":[53],"suffers":[54],"from":[55],"significant":[56],"IR":[57],"drop":[58],"or":[59],"leakage":[60],"current":[61],"due":[62],"to":[63],"DUTs,":[68],"which":[69],"results":[70],"in":[71,116],"loss":[73],"measurement":[75],"accuracy.":[76,103],"In":[77],"this":[78],"paper,":[79],"we":[80],"present":[81],"novel":[83],"sense-amplifier-based":[84],"that":[87],"can":[88],"monitor":[89],"based":[92],"on":[93],"rapid":[94],"characterization":[95],"Vt":[97,135],"variance,":[98],"with":[99],"marginal":[100],"error":[101],"A":[104],"test-chip":[105],"containing":[106],"120":[107,110],"NMOS":[108],"PMOS":[111],"DUTs":[112],"has":[113],"been":[114],"implemented":[115],"28nm":[117],"CMOS":[118],"technology.":[120],"Various":[121],"experiments":[122],"reveal":[123],"promising":[124],"efficiency":[125],"accuracy":[127],"proposed":[130],"structure,":[132],"characterizing":[134],"variance.":[136]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}