{"id":"https://openalex.org/W2400017788","doi":"https://doi.org/10.1109/vts.2016.7477316","title":"Early system failure prediction by using aging in situ monitors: Methodology of implementation and application results","display_name":"Early system failure prediction by using aging in situ monitors: Methodology of implementation and application results","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2400017788","doi":"https://doi.org/10.1109/vts.2016.7477316","mag":"2400017788"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2016.7477316","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2016.7477316","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 34th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053835664","display_name":"Lorena Anghel","orcid":"https://orcid.org/0000-0001-9569-0072"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Lorena Anghel","raw_affiliation_strings":["Grenoble-Alps University, TIMA Laboratory, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grenoble-Alps University, TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008180230","display_name":"A. Benhassain","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Benhassain","raw_affiliation_strings":["Grenoble-Alps University, TIMA Laboratory, Grenoble, France","ST Microelectronics, Crolles, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grenoble-Alps University, TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"ST Microelectronics, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065981930","display_name":"Ajith Sivadasan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Sivadasan","raw_affiliation_strings":["Grenoble-Alps University, TIMA Laboratory, Grenoble, France","ST Microelectronics, Crolles, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Grenoble-Alps University, TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]},{"raw_affiliation_string":"ST Microelectronics, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063370961","display_name":"F. Cacho","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"F. Cacho","raw_affiliation_strings":["ST Microelectronics, Crolles, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ST Microelectronics, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109198256","display_name":"V. Huard","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"V. Huard","raw_affiliation_strings":["ST Microelectronics, Crolles, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"ST Microelectronics, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"33","issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9860000014305115,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9860000014305115,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.980400025844574,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9735000133514404,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.6287838816642761},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5653055310249329},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5470252633094788},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.514942467212677},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5133334994316101},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4683895409107208},{"id":"https://openalex.org/keywords/automotive-industry","display_name":"Automotive industry","score":0.4659859538078308},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.42026287317276},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.417961061000824},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38165971636772156},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3340121805667877},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2677619755268097},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2619626820087433},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15313363075256348},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08354824781417847}],"concepts":[{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.6287838816642761},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5653055310249329},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5470252633094788},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.514942467212677},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5133334994316101},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4683895409107208},{"id":"https://openalex.org/C526921623","wikidata":"https://www.wikidata.org/wiki/Q190117","display_name":"Automotive industry","level":2,"score":0.4659859538078308},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.42026287317276},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.417961061000824},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38165971636772156},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3340121805667877},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2677619755268097},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2619626820087433},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15313363075256348},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08354824781417847},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2016.7477316","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2016.7477316","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 34th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2082557039","https://openalex.org/W2099279767","https://openalex.org/W2145724740","https://openalex.org/W2162709529","https://openalex.org/W2173091204","https://openalex.org/W2178304595","https://openalex.org/W2345324283","https://openalex.org/W2526815479","https://openalex.org/W4299405386","https://openalex.org/W6727765349"],"related_works":["https://openalex.org/W4382644535","https://openalex.org/W3014521742","https://openalex.org/W3125011624","https://openalex.org/W2522768275","https://openalex.org/W1508631387","https://openalex.org/W2352938035","https://openalex.org/W2370917603","https://openalex.org/W2952760143","https://openalex.org/W2351672553","https://openalex.org/W2373392303"],"abstract_inverted_index":{"With":[0],"CMOS":[1],"technology":[2,89],"scaling,":[3],"it":[4],"becomes":[5],"more":[6,8,65],"and":[7],"difficult":[9],"to":[10,26,54,68,78],"guarantee":[11,55],"circuit":[12,22],"functionality":[13],"for":[14],"all":[15,56],"process,":[16],"voltage,":[17],"temperature":[18],"(PVT)":[19],"corners.":[20],"Moreover,":[21],"wear-out":[23],"degradation":[24],"lead":[25],"additional":[27],"temporal":[28],"variations,":[29],"resulting":[30],"in":[31],"an":[32,85],"important":[33],"increase":[34,80],"of":[35,81],"design":[36,73],"margins":[37],"when":[38],"targeting":[39],"specific":[40],"reliable":[41],"systems":[42],"(automotive":[43],"or":[44],"health":[45],"care":[46],"embedded":[47],"applications)":[48],"[1].":[49],"Adding":[50],"pessimistic":[51],"timing":[52],"margin":[53],"operating":[57],"points":[58],"under":[59],"worse":[60],"case":[61],"conditions":[62],"is":[63],"no":[64],"acceptable":[66],"due":[67],"the":[69],"huge":[70],"impact":[71],"on":[72],"costs,":[74],"such":[75],"as":[76,88],"up":[77],"10%":[79],"slack":[82],"time,":[83],"with":[84],"upward":[86],"trend":[87],"moves":[90],"further.":[91]},"counts_by_year":[{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}