{"id":"https://openalex.org/W2403474765","doi":"https://doi.org/10.1109/vts.2016.7477309","title":"Optimization of the IEEE 1687 access network for hybrid access schedules","display_name":"Optimization of the IEEE 1687 access network for hybrid access schedules","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2403474765","doi":"https://doi.org/10.1109/vts.2016.7477309","mag":"2403474765"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2016.7477309","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2016.7477309","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 34th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052204699","display_name":"Srinivasa Shashank Nuthakki","orcid":"https://orcid.org/0000-0002-7403-2932"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Srinivasa Shashank Nuthakki","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030502691","display_name":"Rajit Karmakar","orcid":"https://orcid.org/0000-0001-7346-4955"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rajit Karmakar","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077947010","display_name":"Santanu Chattopadhyay","orcid":"https://orcid.org/0000-0002-1227-0732"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Santanu Chattopadhyay","raw_affiliation_strings":["Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Communication Engineering, Indian Institute of Technology, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnendu Chakrabarty","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6723,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.5952895,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8080200552940369},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.766604483127594},{"id":"https://openalex.org/keywords/access-network","display_name":"Access network","score":0.519152820110321},{"id":"https://openalex.org/keywords/access-method","display_name":"Access method","score":0.47236520051956177},{"id":"https://openalex.org/keywords/dynamic-programming","display_name":"Dynamic programming","score":0.45454829931259155},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3417264223098755},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3082321286201477},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08509352803230286},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08232435584068298}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8080200552940369},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.766604483127594},{"id":"https://openalex.org/C62793504","wikidata":"https://www.wikidata.org/wiki/Q228327","display_name":"Access network","level":2,"score":0.519152820110321},{"id":"https://openalex.org/C70000936","wikidata":"https://www.wikidata.org/wiki/Q4672467","display_name":"Access method","level":2,"score":0.47236520051956177},{"id":"https://openalex.org/C37404715","wikidata":"https://www.wikidata.org/wiki/Q380679","display_name":"Dynamic programming","level":2,"score":0.45454829931259155},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3417264223098755},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3082321286201477},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08509352803230286},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08232435584068298}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2016.7477309","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2016.7477309","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 34th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321806","display_name":"Lunds Universitet","ror":"https://ror.org/012a77v79"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1492283300","https://openalex.org/W1965393465","https://openalex.org/W1969237463","https://openalex.org/W1975458101","https://openalex.org/W1995219977","https://openalex.org/W2004363858","https://openalex.org/W2028245341","https://openalex.org/W2028504835","https://openalex.org/W2038476033","https://openalex.org/W2049600047","https://openalex.org/W2055678210","https://openalex.org/W2100663632","https://openalex.org/W2109018779","https://openalex.org/W2110446288","https://openalex.org/W2128285650","https://openalex.org/W2143586611","https://openalex.org/W2151243068","https://openalex.org/W2166975036","https://openalex.org/W2403604573","https://openalex.org/W2433327602","https://openalex.org/W2488840765","https://openalex.org/W4243047118","https://openalex.org/W6684831480"],"related_works":["https://openalex.org/W2952348651","https://openalex.org/W2101987205","https://openalex.org/W2004990562","https://openalex.org/W2789114049","https://openalex.org/W1993431809","https://openalex.org/W2389288523","https://openalex.org/W3003491352","https://openalex.org/W2378994619","https://openalex.org/W2051748901","https://openalex.org/W4293057933"],"abstract_inverted_index":{"The":[0,68],"IEEE":[1,33],"1687":[2],"Standard":[3],"specifies":[4],"an":[5,20,40],"access":[6,35,49,66,92],"network":[7],"and":[8,75],"a":[9],"description":[10],"language":[11],"for":[12,32,47,62,90],"embedded":[13],"instruments.":[14],"In":[15],"this":[16],"paper,":[17],"we":[18],"present":[19,39],"optimization":[21,70],"technique":[22,52,71],"to":[23,56,78],"minimize":[24,57],"the":[25,58,86],"segment":[26],"insertion":[27],"bit":[28],"(SIB)":[29],"programming":[30,46,60,88],"overhead":[31,61,89],"1687-compliant":[34],"architectures.":[36],"We":[37],"first":[38],"optimal":[41],"solution":[42],"based":[43],"on":[44],"dynamic":[45],"concurrent":[48],"schedules.":[50,67,93],"This":[51],"is":[53,72],"then":[54],"utilized":[55],"SIB":[59,87],"more":[63],"general":[64],"hybrid":[65,91],"proposed":[69],"computationally":[73],"efficient":[74],"it":[76],"leads":[77],"significant":[79],"reductions":[80],"(as":[81],"large":[82],"as":[83],"97%)":[84],"in":[85]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}