{"id":"https://openalex.org/W2399450485","doi":"https://doi.org/10.1109/vts.2016.7477290","title":"Dynamic docking architecture for concurrent testing and peak power reduction","display_name":"Dynamic docking architecture for concurrent testing and peak power reduction","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2399450485","doi":"https://doi.org/10.1109/vts.2016.7477290","mag":"2399450485"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2016.7477290","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2016.7477290","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 34th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113516558","display_name":"Milind Sonawane","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Milind Sonawane","raw_affiliation_strings":["NVIDIA Corp., DFT Engineering, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"NVIDIA Corp., DFT Engineering, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041362633","display_name":"Pavan Kumar Datla Jagannadha","orcid":"https://orcid.org/0009-0007-7962-3727"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pavan Kumar Datla Jagannadha","raw_affiliation_strings":["NVIDIA Corp., DFT Engineering, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"NVIDIA Corp., DFT Engineering, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065631513","display_name":"Sailendra Chadalavada","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sailendra Chadalavada","raw_affiliation_strings":["NVIDIA Corp., DFT Engineering, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"NVIDIA Corp., DFT Engineering, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009749203","display_name":"Shantanu Sarangi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shantanu Sarangi","raw_affiliation_strings":["NVIDIA Corp., DFT Engineering, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"NVIDIA Corp., DFT Engineering, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043179142","display_name":"Mahmut Yilmaz","orcid":"https://orcid.org/0000-0002-4522-7028"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mahmut Yilmaz","raw_affiliation_strings":["NVIDIA Corp., DFT Engineering, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"NVIDIA Corp., DFT Engineering, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060188846","display_name":"Amit Sanghani","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Amit Sanghani","raw_affiliation_strings":["NVIDIA Corp., DFT Engineering, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"NVIDIA Corp., DFT Engineering, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077596163","display_name":"Kathikeyan Natarajan","orcid":null},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kathikeyan Natarajan","raw_affiliation_strings":["NVIDIA Corp., DFT Engineering, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"NVIDIA Corp., DFT Engineering, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070673314","display_name":"J.E. Colburn","orcid":"https://orcid.org/0009-0007-2166-6281"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jonathon E. Colburn","raw_affiliation_strings":["NVIDIA Corp., DFT Engineering, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"NVIDIA Corp., DFT Engineering, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101583740","display_name":"Anubhav Sinha","orcid":"https://orcid.org/0000-0003-4517-738X"},"institutions":[{"id":"https://openalex.org/I4210127875","display_name":"Nvidia (United States)","ror":"https://ror.org/03jdj4y14","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127875"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anubhav Sinha","raw_affiliation_strings":["NVIDIA Corp., DFT Engineering, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"NVIDIA Corp., DFT Engineering, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210127875"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5113516558"],"corresponding_institution_ids":["https://openalex.org/I4210127875"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.04043634,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6503191590309143},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.61197429895401},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5897087454795837},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5752720832824707},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5356549620628357},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5053008198738098},{"id":"https://openalex.org/keywords/schedule","display_name":"Schedule","score":0.4996786117553711},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.47887060046195984},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4526136517524719},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44464224576950073},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.44386008381843567},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.42165881395339966},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.39679771661758423},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3307403028011322}],"concepts":[{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6503191590309143},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.61197429895401},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5897087454795837},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5752720832824707},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5356549620628357},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5053008198738098},{"id":"https://openalex.org/C68387754","wikidata":"https://www.wikidata.org/wiki/Q7271585","display_name":"Schedule","level":2,"score":0.4996786117553711},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.47887060046195984},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4526136517524719},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44464224576950073},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.44386008381843567},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.42165881395339966},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.39679771661758423},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3307403028011322},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2016.7477290","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2016.7477290","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 34th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1487165447","https://openalex.org/W1574592983","https://openalex.org/W1928666065","https://openalex.org/W1966348745","https://openalex.org/W1994851507","https://openalex.org/W2015184298","https://openalex.org/W2054455495","https://openalex.org/W2092476010","https://openalex.org/W2100927656","https://openalex.org/W2112041422","https://openalex.org/W2113576355","https://openalex.org/W2120246395","https://openalex.org/W2131071091","https://openalex.org/W2131432014","https://openalex.org/W2137590729","https://openalex.org/W2154781197","https://openalex.org/W2158963606","https://openalex.org/W2402469790","https://openalex.org/W2538602038","https://openalex.org/W6673872666","https://openalex.org/W6682599810"],"related_works":["https://openalex.org/W2008937153","https://openalex.org/W4382130817","https://openalex.org/W3080187529","https://openalex.org/W2038859986","https://openalex.org/W2104315811","https://openalex.org/W2142217172","https://openalex.org/W4398173527","https://openalex.org/W2475719699","https://openalex.org/W2067169021","https://openalex.org/W4230312832"],"abstract_inverted_index":{"Interdependence":[0],"of":[1,22,64,70,79,124,133,148],"the":[2,86,109,116,121,125,134,146],"clocking":[3,34,135],"architecture":[4,35,136],"across":[5],"IPs":[6,84],"and":[7,40,92,112,141],"overall":[8],"peak":[9,42],"power":[10,44,122],"consumption":[11],"is":[12,61,89],"a":[13,26,32,51,76],"major":[14],"bottleneck":[15],"that":[16,36],"prevents":[17],"concurrent":[18],"yet":[19],"independent":[20],"testing":[21],"an":[23],"IP":[24,110],"at":[25,50,85,108,115],"higher":[27],"clock":[28,47],"frequency.":[29],"We":[30,129],"use":[31],"dynamic":[33],"eliminates":[37],"these":[38],"dependencies":[39],"reduces":[41],"shift":[43],"by":[45,96],"using":[46],"phase":[48],"staggering":[49],"granular":[52],"level":[53,111,118],"during":[54,127],"system-on-chip":[55],"(SoC)":[56],"testing.":[57],"A":[58],"SoC":[59,117],"design":[60,137],"typically":[62],"composed":[63],"several":[65],"Intellectual":[66],"Property":[67],"(IPs),":[68],"some":[69],"which":[71],"may":[72,93],"be":[73,94],"replicated.":[74],"Generating":[75],"full":[77],"set":[78],"test":[80,103],"patterns":[81,104],"targeting":[82],"all":[83],"same":[87],"time":[88],"computationally":[90],"intensive":[91],"constrained":[95],"project":[97],"schedule.":[98],"Using":[99],"this":[100,149],"architecture,":[101],"production":[102],"are":[105],"generated":[106],"independently":[107],"applied":[113],"concurrently":[114],"without":[119],"exceeding":[120],"budget":[123],"chip":[126],"test.":[128],"present":[130],"various":[131],"aspects":[132],"along":[138],"with":[139],"simulation":[140],"silicon":[142],"results":[143],"to":[144],"highlight":[145],"effectiveness":[147],"architecture.":[150]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}