{"id":"https://openalex.org/W2408450234","doi":"https://doi.org/10.1109/vts.2016.7477280","title":"Reduction of diagnostic fail data volume and tester time using a dynamic N-cover algorithm","display_name":"Reduction of diagnostic fail data volume and tester time using a dynamic N-cover algorithm","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2408450234","doi":"https://doi.org/10.1109/vts.2016.7477280","mag":"2408450234"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2016.7477280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2016.7477280","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 34th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001421612","display_name":"Shraddha Bodhe","orcid":"https://orcid.org/0000-0003-3808-2796"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shraddha Bodhe","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038248556","display_name":"M. Enamul Amyeen","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Enamul Amyeen","raw_affiliation_strings":["Intel Corporation, Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079716888","display_name":"Clariza Galendez","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Clariza Galendez","raw_affiliation_strings":["Intel Corporation, Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019750081","display_name":"Houston Mooers","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Houston Mooers","raw_affiliation_strings":["Intel Corporation, Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032651920","display_name":"Irith Pomeranz","orcid":"https://orcid.org/0000-0002-5491-7282"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Irith Pomeranz","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Purdue University, West Lafayette, Indiana, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100896813","display_name":"Srikanth Venkataraman","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srikanth Venkataraman","raw_affiliation_strings":["Intel Corporation, Hillsboro, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, Oregon, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5001421612"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":1.73547982,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.85848893,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10743","display_name":"Software Testing and Debugging Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1712","display_name":"Software"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/test-data","display_name":"Test data","score":0.6597188711166382},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6588242053985596},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.646668553352356},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6331214308738708},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6232774257659912},{"id":"https://openalex.org/keywords/volume","display_name":"Volume (thermodynamics)","score":0.6116429567337036},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.554380476474762},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.44538867473602295},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4357842803001404},{"id":"https://openalex.org/keywords/automatic-test-equipment","display_name":"Automatic test equipment","score":0.4345175325870514},{"id":"https://openalex.org/keywords/data-reduction","display_name":"Data reduction","score":0.4240912199020386},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.33956387639045715},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.30460116267204285},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.29162466526031494},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25776106119155884},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.11480140686035156},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11388546228408813}],"concepts":[{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.6597188711166382},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6588242053985596},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.646668553352356},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6331214308738708},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6232774257659912},{"id":"https://openalex.org/C20556612","wikidata":"https://www.wikidata.org/wiki/Q4469374","display_name":"Volume (thermodynamics)","level":2,"score":0.6116429567337036},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.554380476474762},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.44538867473602295},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4357842803001404},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.4345175325870514},{"id":"https://openalex.org/C153914771","wikidata":"https://www.wikidata.org/wiki/Q5227343","display_name":"Data reduction","level":2,"score":0.4240912199020386},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33956387639045715},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.30460116267204285},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.29162466526031494},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25776106119155884},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.11480140686035156},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11388546228408813},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2016.7477280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2016.7477280","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 34th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5699999928474426}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2021881733","https://openalex.org/W2031335280","https://openalex.org/W2076500614","https://openalex.org/W2103263145","https://openalex.org/W2131814033","https://openalex.org/W2138735239","https://openalex.org/W2139722000","https://openalex.org/W2167012192","https://openalex.org/W2283559063","https://openalex.org/W3146581747","https://openalex.org/W6695584620"],"related_works":["https://openalex.org/W4285708951","https://openalex.org/W2147986372","https://openalex.org/W2786111245","https://openalex.org/W1979305473","https://openalex.org/W3009953521","https://openalex.org/W1863819993","https://openalex.org/W1606802855","https://openalex.org/W2144004661","https://openalex.org/W138400556","https://openalex.org/W2129020400"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,19,96],"algorithm":[4,58,115,160,184],"for":[5,15,63,128,176],"reducing":[6],"the":[7,22,28,32,40,45,49,53,56,60,69,76,83,88,92,114,118,123,136,141,148,183,193],"test":[8,34,65,70,84,93,98,166,194],"data":[9,120,138,195],"volume":[10],"collected":[11],"by":[12,37],"a":[13,72,103,165,172,189],"tester":[14,23,26,41,46,50,89,124,143],"defect":[16,130],"diagnosis":[17],"of":[18,78,110,135,147,182],"IC":[20],"and":[21,30,66,108,169,187],"time.":[24,144,197],"The":[25,106,132,145,159,180],"executes":[27],"tests":[29,111],"transfers":[31],"failing":[33,61],"responses":[35],"one":[36,38],"from":[39,87],"capture":[42],"memory":[43],"to":[44,75,122],"data-logs.":[47,90],"While":[48],"is":[51,71,85,126],"transferring":[52],"fail":[54,119,137,174],"data,":[55],"proposed":[57],"analyzes":[59],"outputs":[62],"every":[64],"determines":[67,116],"if":[68],"potential":[73],"contributor":[74],"identification":[77],"defects.":[79],"If":[80],"not,":[81],"then":[82],"eliminated":[86],"Otherwise,":[91],"may":[94],"replace":[95],"existing":[97],"or":[99],"be":[100],"added":[101],"as":[102],"new":[104],"test.":[105],"addition":[107],"replacement":[109],"continue":[112],"until":[113],"that":[117],"transferred":[121],"data-logs":[125],"sufficient":[127],"accurate":[129],"diagnosis.":[131],"early":[133],"termination":[134],"transfer":[139],"reduces":[140],"overall":[142],"effectiveness":[146],"method":[149],"was":[150,161,185],"verified":[151],"using":[152],"real":[153],"defects":[154],"in":[155,164,192],"industry":[156],"fabricated":[157],"dies.":[158],"also":[162],"implemented":[163],"program":[167],"library":[168],"integrated":[170],"into":[171],"production":[173],"flow":[175],"sort":[177],"data-log":[178],"optimization.":[179],"overhead":[181],"minimal,":[186],"yielded":[188],"5x":[190],"reduction":[191],"trasfer":[196]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}