{"id":"https://openalex.org/W2406590292","doi":"https://doi.org/10.1109/vts.2016.7477262","title":"Infant mortality tests for analog and mixed-signal circuits","display_name":"Infant mortality tests for analog and mixed-signal circuits","publication_year":2016,"publication_date":"2016-04-01","ids":{"openalex":"https://openalex.org/W2406590292","doi":"https://doi.org/10.1109/vts.2016.7477262","mag":"2406590292"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2016.7477262","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2016.7477262","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 34th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083178603","display_name":"Suvadeep Banerjee","orcid":"https://orcid.org/0000-0001-5188-1651"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Suvadeep Banerjee","raw_affiliation_strings":["Georgia Institute of Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Georgia Institute of Technology","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113724917","display_name":"Suriyaprakash Natarajan","orcid":"https://orcid.org/0000-0002-5499-4341"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Suriyaprakash Natarajan","raw_affiliation_strings":["Intel Corporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corporation","institution_ids":["https://openalex.org/I4210158342"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12495","display_name":"Electrostatic Discharge in Electronics","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.712574303150177},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5448995232582092},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5266801118850708},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4954899549484253},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.4817466735839844},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.4101267457008362},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.35916417837142944},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.347866952419281},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2363516390323639},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.20870652794837952},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.18171358108520508}],"concepts":[{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.712574303150177},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5448995232582092},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5266801118850708},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4954899549484253},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.4817466735839844},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.4101267457008362},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.35916417837142944},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.347866952419281},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2363516390323639},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.20870652794837952},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.18171358108520508},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2016.7477262","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2016.7477262","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 IEEE 34th VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8799999952316284,"display_name":"Good health and well-being","id":"https://metadata.un.org/sdg/3"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W7487116","https://openalex.org/W1686846969","https://openalex.org/W1874000772","https://openalex.org/W1987937249","https://openalex.org/W1992306745","https://openalex.org/W1993765721","https://openalex.org/W1999141085","https://openalex.org/W2034650804","https://openalex.org/W2037887677","https://openalex.org/W2101456051","https://openalex.org/W2113234369","https://openalex.org/W2124017175","https://openalex.org/W2130282462","https://openalex.org/W2135282447","https://openalex.org/W2136081346","https://openalex.org/W2146685901","https://openalex.org/W2155221776","https://openalex.org/W4235485521","https://openalex.org/W4244195727","https://openalex.org/W6600305769","https://openalex.org/W6637273834","https://openalex.org/W6659966758","https://openalex.org/W6680411426"],"related_works":["https://openalex.org/W4242258007","https://openalex.org/W2155285526","https://openalex.org/W2394022884","https://openalex.org/W2185815555","https://openalex.org/W2071235072","https://openalex.org/W1924227955","https://openalex.org/W4242038055","https://openalex.org/W1493881961","https://openalex.org/W2128579103","https://openalex.org/W2375192119"],"abstract_inverted_index":{"A":[0],"new":[1],"methodology":[2],"for":[3,11],"extracting":[4],"compact":[5],"test":[6,21,73],"stimuli":[7,22],"from":[8,50],"functional":[9,72,89],"tests":[10,62],"infant":[12],"mortality":[13],"testing":[14],"of":[15,54,69,83,87],"analog":[16,48],"circuits":[17],"is":[18],"proposed.":[19],"The":[20],"are":[23,64],"extracted":[24,76],"such":[25],"that":[26,61,63],"they":[27],"produce":[28],"extremal":[29],"electrical":[30,85],"activity":[31,86],"in":[32],"the":[33,40,51,67,70,84,88],"circuit":[34],"to":[35,42],"push":[36],"latent":[37],"defects":[38],"over":[39],"edge":[41],"become":[43],"hard":[44],"defects.":[45],"Results":[46],"on":[47],"modules":[49],"receiver":[52],"sub-system":[53],"a":[55],"high":[56],"speed":[57],"serial":[58],"interface":[59],"show":[60],"about":[65],"1/5th":[66],"size":[68],"original":[71],"can":[74],"be":[75],"while":[77],"achieving":[78],"consistently":[79],"at":[80],"least":[81],"80%":[82],"test.":[90]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}