{"id":"https://openalex.org/W1597295079","doi":"https://doi.org/10.1109/vts.2015.7116303","title":"Efficient built-in self test of regular logic characterization vehicles","display_name":"Efficient built-in self test of regular logic characterization vehicles","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1597295079","doi":"https://doi.org/10.1109/vts.2015.7116303","mag":"1597295079"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2015.7116303","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2015.7116303","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003670191","display_name":"Ben Niewenhuis","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ben Niewenhuis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA","Dept. of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA 15213, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA 15213, USA#TAB#","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039038157","display_name":"R. D. Blanton","orcid":"https://orcid.org/0000-0001-6108-2925"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. D. Blanton","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, US","Dept. of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA 15213, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, US","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA 15213, USA#TAB#","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5003670191"],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":1.6149,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.82725061,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.7543513178825378},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.682796835899353},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6410693526268005},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6009700298309326},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5211023092269897},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5165623426437378},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5147368907928467},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.514525830745697},{"id":"https://openalex.org/keywords/characterization","display_name":"Characterization (materials science)","score":0.4889194071292877},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4836619794368744},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.4530595541000366},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.44294804334640503},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4338681101799011},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3369906544685364},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3327125906944275},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2515963315963745},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23235777020454407},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.17006924748420715},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09480178356170654},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09085622429847717},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07637006044387817}],"concepts":[{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.7543513178825378},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.682796835899353},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6410693526268005},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6009700298309326},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5211023092269897},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5165623426437378},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5147368907928467},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.514525830745697},{"id":"https://openalex.org/C2780841128","wikidata":"https://www.wikidata.org/wiki/Q5073781","display_name":"Characterization (materials science)","level":2,"score":0.4889194071292877},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4836619794368744},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.4530595541000366},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.44294804334640503},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4338681101799011},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3369906544685364},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3327125906944275},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2515963315963745},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23235777020454407},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.17006924748420715},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09480178356170654},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09085622429847717},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07637006044387817},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2015.7116303","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2015.7116303","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1725132248","https://openalex.org/W1822750977","https://openalex.org/W1984034566","https://openalex.org/W2004516571","https://openalex.org/W2005960695","https://openalex.org/W2106197724","https://openalex.org/W2111151532","https://openalex.org/W2116014950","https://openalex.org/W2117219865","https://openalex.org/W2120391052","https://openalex.org/W2134300125","https://openalex.org/W2135090874","https://openalex.org/W2142551277","https://openalex.org/W6680161911"],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W2913077774","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W2021253405","https://openalex.org/W1986228509","https://openalex.org/W2147400189","https://openalex.org/W2154529098","https://openalex.org/W2109319621","https://openalex.org/W2108140302"],"abstract_inverted_index":{"Fast":[0],"and":[1],"efficient":[2],"analysis":[3],"of":[4,34,70],"test":[5,25,37,62],"chips":[6],"is":[7,39],"crucial":[8],"for":[9,27,42,64],"effective":[10],"yield":[11,28],"learning.":[12,29],"Prior":[13],"work":[14,46],"proposed":[15],"the":[16,35,44],"Carnegie-Mellon":[17],"logic":[18],"characterization":[19],"vehicle":[20],"(CM-LCV)":[21],"as":[22],"an":[23,58],"improved":[24],"chip":[26,38],"The":[30],"highly":[31],"regular":[32],"nature":[33],"CM-LCV":[36],"particularly":[40],"appealing":[41],"BIST;":[43],"current":[45],"describes":[47],"a":[48,65,76],"BIST":[49],"scheme":[50],"that":[51],"achieves":[52],"100%":[53],"input-pattern":[54],"fault":[55],"coverage":[56],"with":[57,75],"86.9%":[59],"reduction":[60],"in":[61],"time":[63],"reference":[66],"design.":[67],"Furthermore,":[68],"all":[69],"these":[71],"properties":[72],"are":[73],"achieved":[74],"minimal":[77],"hardware":[78],"overhead.":[79]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}