{"id":"https://openalex.org/W1559886496","doi":"https://doi.org/10.1109/vts.2015.7116296","title":"Multi-cycle Circuit Parameter Independent ATPG for interconnect open defects","display_name":"Multi-cycle Circuit Parameter Independent ATPG for interconnect open defects","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1559886496","doi":"https://doi.org/10.1109/vts.2015.7116296","mag":"1559886496"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2015.7116296","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2015.7116296","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070176716","display_name":"Dominik Erb","orcid":null},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Dominik Erb","raw_affiliation_strings":["University of Freiburg, Germany","Univ of Freiburg (Germany)"],"affiliations":[{"raw_affiliation_string":"University of Freiburg, Germany","institution_ids":["https://openalex.org/I161046081"]},{"raw_affiliation_string":"Univ of Freiburg (Germany)","institution_ids":["https://openalex.org/I161046081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006930111","display_name":"Karsten Scheibler","orcid":null},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Karsten Scheibler","raw_affiliation_strings":["University of Freiburg, Germany","Univ of Freiburg (Germany)"],"affiliations":[{"raw_affiliation_string":"University of Freiburg, Germany","institution_ids":["https://openalex.org/I161046081"]},{"raw_affiliation_string":"Univ of Freiburg (Germany)","institution_ids":["https://openalex.org/I161046081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111203264","display_name":"Matthias Sauer","orcid":null},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Matthias Sauer","raw_affiliation_strings":["University of Freiburg, Germany","Univ of Freiburg (Germany)"],"affiliations":[{"raw_affiliation_string":"University of Freiburg, Germany","institution_ids":["https://openalex.org/I161046081"]},{"raw_affiliation_string":"Univ of Freiburg (Germany)","institution_ids":["https://openalex.org/I161046081"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077101123","display_name":"S.M. Reddy","orcid":"https://orcid.org/0000-0001-9208-8262"},"institutions":[{"id":"https://openalex.org/I126307644","display_name":"University of Iowa","ror":"https://ror.org/036jqmy94","country_code":"US","type":"education","lineage":["https://openalex.org/I126307644"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhakar M. Reddy","raw_affiliation_strings":["University of Iowa, USA"],"affiliations":[{"raw_affiliation_string":"University of Iowa, USA","institution_ids":["https://openalex.org/I126307644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038861833","display_name":"Bernd Becker","orcid":"https://orcid.org/0000-0003-4031-3258"},"institutions":[{"id":"https://openalex.org/I161046081","display_name":"University of Freiburg","ror":"https://ror.org/0245cg223","country_code":"DE","type":"education","lineage":["https://openalex.org/I161046081"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Bernd Becker","raw_affiliation_strings":["University of Freiburg, Germany","Univ of Freiburg (Germany)"],"affiliations":[{"raw_affiliation_string":"University of Freiburg, Germany","institution_ids":["https://openalex.org/I161046081"]},{"raw_affiliation_string":"Univ of Freiburg (Germany)","institution_ids":["https://openalex.org/I161046081"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5070176716"],"corresponding_institution_ids":["https://openalex.org/I161046081"],"apc_list":null,"apc_paid":null,"fwci":1.1837,"has_fulltext":false,"cited_by_count":24,"citation_normalized_percentile":{"value":0.80786676,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7477748394012451},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5720446705818176},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5470212697982788},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38866084814071655},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3845539093017578},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38218244910240173},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.36154264211654663},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.21939760446548462},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19536206126213074},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18357017636299133},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09799709916114807}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7477748394012451},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5720446705818176},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5470212697982788},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38866084814071655},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3845539093017578},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38218244910240173},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.36154264211654663},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.21939760446548462},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19536206126213074},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18357017636299133},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09799709916114807}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2015.7116296","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2015.7116296","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320320879","display_name":"Deutsche Forschungsgemeinschaft","ror":"https://ror.org/018mejw64"},{"id":"https://openalex.org/F4320321421","display_name":"Albert-Ludwigs-Universit\u00e4t Freiburg","ror":"https://ror.org/0245cg223"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1735018384","https://openalex.org/W1975499858","https://openalex.org/W2049269261","https://openalex.org/W2070302634","https://openalex.org/W2085453167","https://openalex.org/W2093474179","https://openalex.org/W2104231257","https://openalex.org/W2110755949","https://openalex.org/W2117340982","https://openalex.org/W2133527541","https://openalex.org/W2134332340","https://openalex.org/W2137041591","https://openalex.org/W2137141314","https://openalex.org/W2141552561","https://openalex.org/W2145404141","https://openalex.org/W2152587812","https://openalex.org/W2153049419","https://openalex.org/W2153897493","https://openalex.org/W2158093441","https://openalex.org/W2160444875","https://openalex.org/W2161824088","https://openalex.org/W2401875687","https://openalex.org/W3151085845","https://openalex.org/W4237634676","https://openalex.org/W4245630182","https://openalex.org/W4247981882","https://openalex.org/W6644010781","https://openalex.org/W6679878532","https://openalex.org/W6712820193"],"related_works":["https://openalex.org/W2131559056","https://openalex.org/W4254560580","https://openalex.org/W2127167802","https://openalex.org/W2080984854","https://openalex.org/W2323083271","https://openalex.org/W2019500818","https://openalex.org/W2155019192","https://openalex.org/W2014709025","https://openalex.org/W2009690023","https://openalex.org/W2156691306"],"abstract_inverted_index":{"Interconnect":[0],"opens":[1],"are":[2],"known":[3],"to":[4,16,23,26],"be":[5,93],"one":[6],"of":[7,43,55,88],"the":[8,24,29,33,41,75,86],"predominant":[9],"defects":[10,19],"in":[11],"nanoscale":[12],"technologies.":[13],"Generating":[14],"tests":[15,61],"detect":[17],"such":[18],"is":[20],"challenging":[21],"due":[22],"need":[25],"accurately":[27],"determine":[28],"coupling":[30],"capacitances":[31],"between":[32],"open":[34,80],"net":[35],"and":[36,39,91],"its":[37],"aggressors":[38,45],"fix":[40],"state":[42,77],"these":[44],"during":[46],"test.":[47],"Process":[48],"variations":[49],"cause":[50],"deviations":[51],"from":[52],"assumed":[53,64],"values":[54],"circuit":[56,65,89],"parameters":[57],"thus":[58],"potentially":[59],"invalidating":[60],"generated":[62],"with":[63,85],"parameters.":[66],"Additionally,":[67],"recent":[68],"investigation":[69],"using":[70],"test":[71],"chips":[72],"showed":[73],"that":[74],"steady":[76],"voltage":[78],"on":[79],"nets":[81],"may":[82],"drift":[83],"slowly":[84],"application":[87],"inputs":[90],"can":[92],"different":[94,96],"at":[95],"nets.":[97]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":6},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}