{"id":"https://openalex.org/W1592930191","doi":"https://doi.org/10.1109/vts.2015.7116292","title":"A robust digital sensor IP and sensor insertion flow for in-situ path timing slack monitoring in SoCs","display_name":"A robust digital sensor IP and sensor insertion flow for in-situ path timing slack monitoring in SoCs","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1592930191","doi":"https://doi.org/10.1109/vts.2015.7116292","mag":"1592930191"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2015.7116292","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2015.7116292","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036369307","display_name":"Mehdi Sadi","orcid":"https://orcid.org/0000-0002-0468-7810"},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M. Sadi","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, University of Connecticut, Storrs, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, University of Connecticut, Storrs, USA","institution_ids":["https://openalex.org/I140172145"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084205383","display_name":"LeRoy Winemberg","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"L. Winemberg","raw_affiliation_strings":["Freescale Semiconductor, Austin, TX, USA",", Freescale Semiconductor, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"Freescale Semiconductor, Austin, TX, USA","institution_ids":[]},{"raw_affiliation_string":", Freescale Semiconductor, Austin, TX, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102766705","display_name":"Mark Tehranipoor","orcid":"https://orcid.org/0009-0006-8410-2347"},"institutions":[{"id":"https://openalex.org/I140172145","display_name":"University of Connecticut","ror":"https://ror.org/02der9h97","country_code":"US","type":"education","lineage":["https://openalex.org/I140172145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Tehranipoor","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, University of Connecticut, Storrs, USA"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, University of Connecticut, Storrs, USA","institution_ids":["https://openalex.org/I140172145"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5036369307"],"corresponding_institution_ids":["https://openalex.org/I140172145"],"apc_list":null,"apc_paid":null,"fwci":2.5839,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.89069118,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9124970436096191},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6468009948730469},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6452487111091614},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5772782564163208},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5168417096138},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4661024808883667},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4346340000629425},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.41834717988967896},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4110540747642517},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3718748092651367},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22560399770736694},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11493200063705444}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9124970436096191},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6468009948730469},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6452487111091614},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5772782564163208},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5168417096138},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4661024808883667},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4346340000629425},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.41834717988967896},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4110540747642517},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3718748092651367},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22560399770736694},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11493200063705444},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2015.7116292","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2015.7116292","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1982515552","https://openalex.org/W1988869129","https://openalex.org/W2008396243","https://openalex.org/W2011827720","https://openalex.org/W2013936189","https://openalex.org/W2018013690","https://openalex.org/W2025340565","https://openalex.org/W2033750734","https://openalex.org/W2035787834","https://openalex.org/W2044647950","https://openalex.org/W2047663435","https://openalex.org/W2065430789","https://openalex.org/W2082557039","https://openalex.org/W2095665333","https://openalex.org/W2106315190","https://openalex.org/W2114458110","https://openalex.org/W2119616711","https://openalex.org/W2139642492","https://openalex.org/W2141412618","https://openalex.org/W2144327418","https://openalex.org/W2145724740","https://openalex.org/W2151802820","https://openalex.org/W2151943723","https://openalex.org/W2156667996","https://openalex.org/W2166022257","https://openalex.org/W2178304595","https://openalex.org/W4205623694","https://openalex.org/W4236722794","https://openalex.org/W6652589862"],"related_works":["https://openalex.org/W1553384690","https://openalex.org/W4380987687","https://openalex.org/W1962246972","https://openalex.org/W1986409182","https://openalex.org/W1978721960","https://openalex.org/W2796521923","https://openalex.org/W95651076","https://openalex.org/W2770163697","https://openalex.org/W2110521006","https://openalex.org/W2130189791"],"abstract_inverted_index":{"Because":[0],"of":[1,117],"process":[2],"variations,":[3],"the":[4,15,32,114],"post-silicon":[5,33],"critical":[6],"or":[7],"near-critical":[8],"paths":[9,30,53],"differ":[10],"from":[11,28,54],"those":[12],"identified":[13],"in":[14,31,68,80,113],"pre-silicon":[16],"stage.":[17],"Thus,":[18],"it":[19],"has":[20,100],"become":[21],"necessary":[22],"to":[23],"extract":[24],"timing":[25,47,57],"slack":[26,48,58],"information":[27],"circuit":[29,52],"phase.":[34],"In":[35],"this":[36],"paper,":[37],"we":[38],"present":[39],"a":[40,63,69],"robust":[41],"digital":[42,64],"sensor":[43,92,98],"IP":[44,99],"for":[45,74],"in-situ":[46],"monitoring":[49],"on":[50],"actual":[51],"SoCs.":[55],"The":[56,97],"data":[59],"is":[60,95,111],"converted":[61],"into":[62],"format":[65],"and":[66,84,90,108],"stored":[67],"dedicated":[70],"scan":[71],"register":[72],"chain":[73],"easy":[75],"extraction":[76],"at":[77],"any":[78],"point":[79],"time":[81],"during":[82],"test":[83],"functional":[85],"modes.":[86],"A":[87],"novel":[88],"layout-aware":[89],"netlist-level":[91],"insertion":[93],"flow":[94],"proposed.":[96],"been":[101],"designed":[102],"with":[103],"32/28nm":[104],"standard":[105],"cell":[106],"library":[107],"its":[109],"performance":[110],"demonstrated":[112],"physical":[115],"design":[116],"several":[118],"benchmark":[119],"circuits.":[120]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}