{"id":"https://openalex.org/W1559753922","doi":"https://doi.org/10.1109/vts.2015.7116288","title":"UPF-based formal verification of low power techniques in modern processors","display_name":"UPF-based formal verification of low power techniques in modern processors","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1559753922","doi":"https://doi.org/10.1109/vts.2015.7116288","mag":"1559753922"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2015.7116288","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2015.7116288","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069950671","display_name":"Reza Sharafinejad","orcid":"https://orcid.org/0000-0001-6725-7001"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Reza Sharafinejad","raw_affiliation_strings":["College of Engineering, University of Tehran, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069623023","display_name":"Bijan Alizadeh","orcid":"https://orcid.org/0000-0003-4436-4597"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]},{"id":"https://openalex.org/I4210146419","display_name":"Institute for Research in Fundamental Sciences","ror":"https://ror.org/04xreqs31","country_code":"IR","type":"facility","lineage":["https://openalex.org/I4210146419"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Bijan Alizadeh","raw_affiliation_strings":["College of Engineering, University of Tehran, Tehran, Iran","School of Computer Science, Institute for Research in Fundamental Sciences (IPM), Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"College of Engineering, University of Tehran, Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]},{"raw_affiliation_string":"School of Computer Science, Institute for Research in Fundamental Sciences (IPM), Tehran, Iran","institution_ids":["https://openalex.org/I4210146419"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["VLSI Design and Education Center, The University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center, The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5069950671"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":0.9689,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.74164189,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9919000267982483,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8027318716049194},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.7555270791053772},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.553246021270752},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.5522558093070984},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5132710933685303},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5080091953277588},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4406867027282715},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4296967089176178},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3803131580352783},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3349953293800354},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.32254496216773987},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2616451382637024},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0968429446220398}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8027318716049194},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.7555270791053772},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.553246021270752},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.5522558093070984},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5132710933685303},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5080091953277588},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4406867027282715},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4296967089176178},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3803131580352783},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3349953293800354},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.32254496216773987},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2616451382637024},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0968429446220398},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2015.7116288","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2015.7116288","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7099999785423279,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W633814207","https://openalex.org/W1741528175","https://openalex.org/W1968935964","https://openalex.org/W2005989139","https://openalex.org/W2017495018","https://openalex.org/W2018320583","https://openalex.org/W2471569172","https://openalex.org/W6637675132"],"related_works":["https://openalex.org/W3008339103","https://openalex.org/W1667647204","https://openalex.org/W2404647514","https://openalex.org/W4247536566","https://openalex.org/W4241418540","https://openalex.org/W2018477250","https://openalex.org/W3119814709","https://openalex.org/W1508895727","https://openalex.org/W2772436979","https://openalex.org/W2111870610"],"abstract_inverted_index":{"Ensuring":[0],"from":[1,23,92],"the":[2,12,107,112,129,133,165,170,174,181],"correctness":[3],"of":[4,14,144,146,167,172,176],"system":[5],"on":[6,47,57],"a":[7,29,38,61,68,71],"chip":[8],"(SoC)":[9],"designs":[10,134],"after":[11],"insertion":[13],"high":[15],"level":[16,25],"power":[17,44,65,76,137],"management":[18,45,77,138],"strategies":[19,46,139],"that":[20,125],"are":[21],"disconnected":[22],"low":[24],"controlling":[26],"signals,":[27],"is":[28,55],"serious":[30],"challenge":[31],"to":[32,131,141],"be":[33],"addressed.":[34],"This":[35],"paper":[36,84],"proposes":[37],"methodology":[39,54],"for":[40],"formally":[41],"verifying":[42],"dynamic":[43],"implementations":[48],"in":[49,82,152],"modern":[50],"processors.":[51],"The":[52,121],"proposed":[53],"based":[56],"correspondence":[58,113],"checking":[59,111],"between":[60,114],"golden":[62],"model":[63],"without":[64],"features":[66],"as":[67,160],"specification":[69],"and":[70,97,109,180,188],"pipelined":[72],"implementation":[73,108],"with":[74,117,135,156],"various":[75],"strategies.":[78],"Our":[79],"main":[80],"contributions":[81],"this":[83],"are:":[85],"1)":[86],"extracting":[87],"Power":[88,94,99],"Management":[89,100],"Unit":[90],"(PMU)":[91],"Unified":[93],"Format":[95],"(UPF)":[96],"Global":[98],"(GPM),":[101],"2)":[102],"automatically":[103],"integrating":[104],"PMU":[105],"into":[106],"3)":[110],"two":[115],"models":[116],"efficient":[118],"symbolic":[119,177],"simulation.":[120],"experimental":[122],"results":[123],"show":[124],"our":[126,162],"method":[127,163],"enables":[128],"designers":[130],"verify":[132],"different":[136],"up":[140],"several":[142],"thousands":[143],"lines":[145],"Register":[147],"Transfer":[148],"Level":[149],"(RTL)":[150],"code":[151],"minutes.":[153],"In":[154],"comparison":[155],"existing":[157],"methods":[158],"such":[159],"[7],":[161],"reduces":[164],"number":[166,171,175],"state":[168],"variables,":[169],"clauses,":[173],"simulation":[178],"steps,":[179],"CPU":[182],"time":[183],"by":[184],"11.04\u00d7,":[185],"17.57\u00d7,":[186],"2.08\u00d7":[187],"13.71\u00d7,":[189],"respectively.":[190]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}