{"id":"https://openalex.org/W1486817281","doi":"https://doi.org/10.1109/vts.2015.7116275","title":"Automated testing of mixed-signal integrated circuits by topology modification","display_name":"Automated testing of mixed-signal integrated circuits by topology modification","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1486817281","doi":"https://doi.org/10.1109/vts.2015.7116275","mag":"1486817281"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2015.7116275","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2015.7116275","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://lirias.kuleuven.be/handle/123456789/500457","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5017481892","display_name":"Anthony Coyette","orcid":"https://orcid.org/0000-0002-3221-4578"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Anthony Coyette","raw_affiliation_strings":["Katholieke Universiteit Leuven, Leuven, Flanders, BE","Department of Electrical Engineering, KU Leuven, Kasteelpark Arenberg 10, 3001, Belgium"],"affiliations":[{"raw_affiliation_string":"Katholieke Universiteit Leuven, Leuven, Flanders, BE","institution_ids":["https://openalex.org/I99464096"]},{"raw_affiliation_string":"Department of Electrical Engineering, KU Leuven, Kasteelpark Arenberg 10, 3001, Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005068808","display_name":"Baris Esen","orcid":"https://orcid.org/0000-0002-5540-4374"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Baris Esen","raw_affiliation_strings":["Katholieke Universiteit Leuven, Leuven, Flanders, BE","Department of Electrical Engineering, KU Leuven, Kasteelpark Arenberg 10, 3001, Belgium"],"affiliations":[{"raw_affiliation_string":"Katholieke Universiteit Leuven, Leuven, Flanders, BE","institution_ids":["https://openalex.org/I99464096"]},{"raw_affiliation_string":"Department of Electrical Engineering, KU Leuven, Kasteelpark Arenberg 10, 3001, Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062808173","display_name":"Ronny Vanhooren","orcid":null},"institutions":[{"id":"https://openalex.org/I100625452","display_name":"ON Semiconductor (United States)","ror":"https://ror.org/03nw6pt28","country_code":"US","type":"company","lineage":["https://openalex.org/I100625452"]},{"id":"https://openalex.org/I4210110772","display_name":"ON Semiconductor (Belgium)","ror":"https://ror.org/0212gej90","country_code":"BE","type":"company","lineage":["https://openalex.org/I100625452","https://openalex.org/I4210110772"]}],"countries":["BE","US"],"is_corresponding":false,"raw_author_name":"Ronny Vanhooren","raw_affiliation_strings":["ON Semiconductor Belgium","[ON Semiconductor, Belgium]"],"affiliations":[{"raw_affiliation_string":"ON Semiconductor Belgium","institution_ids":["https://openalex.org/I4210110772"]},{"raw_affiliation_string":"[ON Semiconductor, Belgium]","institution_ids":["https://openalex.org/I100625452"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028691975","display_name":"Wim Dobbelaere","orcid":null},"institutions":[{"id":"https://openalex.org/I100625452","display_name":"ON Semiconductor (United States)","ror":"https://ror.org/03nw6pt28","country_code":"US","type":"company","lineage":["https://openalex.org/I100625452"]},{"id":"https://openalex.org/I4210110772","display_name":"ON Semiconductor (Belgium)","ror":"https://ror.org/0212gej90","country_code":"BE","type":"company","lineage":["https://openalex.org/I100625452","https://openalex.org/I4210110772"]}],"countries":["BE","US"],"is_corresponding":false,"raw_author_name":"Wim Dobbelaere","raw_affiliation_strings":["ON Semiconductor Belgium","[ON Semiconductor, Belgium]"],"affiliations":[{"raw_affiliation_string":"ON Semiconductor Belgium","institution_ids":["https://openalex.org/I4210110772"]},{"raw_affiliation_string":"[ON Semiconductor, Belgium]","institution_ids":["https://openalex.org/I100625452"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029270525","display_name":"Georges Gielen","orcid":"https://orcid.org/0000-0002-4061-9428"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Georges Gielen","raw_affiliation_strings":["Katholieke Universiteit Leuven, Leuven, Flanders, BE","Department of Electrical Engineering, KU Leuven, Kasteelpark Arenberg 10, 3001, Belgium"],"affiliations":[{"raw_affiliation_string":"Katholieke Universiteit Leuven, Leuven, Flanders, BE","institution_ids":["https://openalex.org/I99464096"]},{"raw_affiliation_string":"Department of Electrical Engineering, KU Leuven, Kasteelpark Arenberg 10, 3001, Belgium","institution_ids":["https://openalex.org/I99464096"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5017481892"],"corresponding_institution_ids":["https://openalex.org/I99464096"],"apc_list":null,"apc_paid":null,"fwci":3.2298,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.91484185,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6676844954490662},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.6267673373222351},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6245757341384888},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.6237882971763611},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5930374264717102},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5657303333282471},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.5655372738838196},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5401543378829956},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.5254332423210144},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4787123203277588},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4666455090045929},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4499278962612152},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.43700212240219116},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.41537028551101685},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3954255282878876},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20790475606918335},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17595982551574707},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.06819003820419312}],"concepts":[{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6676844954490662},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.6267673373222351},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6245757341384888},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.6237882971763611},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5930374264717102},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5657303333282471},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.5655372738838196},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5401543378829956},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.5254332423210144},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4787123203277588},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4666455090045929},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4499278962612152},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.43700212240219116},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.41537028551101685},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3954255282878876},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20790475606918335},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17595982551574707},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.06819003820419312},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/vts.2015.7116275","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2015.7116275","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},{"id":"pmh:oai:lirias2repo.kuleuven.be:123456789/500457","is_oa":true,"landing_page_url":"https://lirias.kuleuven.be/handle/123456789/500457","pdf_url":null,"source":{"id":"https://openalex.org/S4306401954","display_name":"Lirias (KU Leuven)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I99464096","host_organization_name":"KU Leuven","host_organization_lineage":["https://openalex.org/I99464096"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI Test Symposium, Napa, California, 27-29 April 2015","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:lirias2repo.kuleuven.be:123456789/500457","is_oa":true,"landing_page_url":"https://lirias.kuleuven.be/handle/123456789/500457","pdf_url":null,"source":{"id":"https://openalex.org/S4306401954","display_name":"Lirias (KU Leuven)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I99464096","host_organization_name":"KU Leuven","host_organization_lineage":["https://openalex.org/I99464096"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"VLSI Test Symposium, Napa, California, 27-29 April 2015","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1512457111","https://openalex.org/W1895333871","https://openalex.org/W1966190965","https://openalex.org/W1993765721","https://openalex.org/W1994875225","https://openalex.org/W2044500680","https://openalex.org/W2044617956","https://openalex.org/W2069692980","https://openalex.org/W2080166373","https://openalex.org/W2099684000","https://openalex.org/W2103576593","https://openalex.org/W2109809207","https://openalex.org/W2121133433","https://openalex.org/W2124912253","https://openalex.org/W2126105956","https://openalex.org/W2131610230","https://openalex.org/W2149093976","https://openalex.org/W2149107969","https://openalex.org/W2151815468","https://openalex.org/W2171636001","https://openalex.org/W4234197374","https://openalex.org/W6682557295"],"related_works":["https://openalex.org/W2007222089","https://openalex.org/W2031235560","https://openalex.org/W4242258007","https://openalex.org/W2155285526","https://openalex.org/W2394022884","https://openalex.org/W2161335888","https://openalex.org/W2185815555","https://openalex.org/W2071235072","https://openalex.org/W1924227955","https://openalex.org/W4318953393"],"abstract_inverted_index":{"A":[0],"general":[1],"method":[2,46,73],"is":[3,63,69],"proposed":[4],"to":[5,76],"automatically":[6],"generate":[7],"a":[8,48,77,82],"DfT":[9],"solution":[10],"aiming":[11],"at":[12,87],"the":[13,29,32,55,60,66,88],"detection":[14],"of":[15,31,50,90,94],"catastrophic":[16],"faults":[17],"in":[18,27],"analog":[19],"and":[20,39,65],"mixed-signal":[21],"integrated":[22],"circuits.":[23],"The":[24,45,71],"approach":[25],"consists":[26],"modifying":[28],"topology":[30],"circuit":[33],"by":[34],"pulling":[35],"up":[36],"(down)":[37],"nodes":[38],"then":[40],"probing":[41],"differentiating":[42],"node":[43],"voltages.":[44],"generates":[47],"set":[49],"optimal":[51],"hardware":[52],"implementations":[53],"addressing":[54],"multi-objective":[56],"problem":[57],"such":[58],"that":[59],"fault":[61],"coverage":[62,86],"maximized":[64],"silicon":[67],"overhead":[68],"minimized.":[70],"new":[72],"was":[74],"applied":[75],"real-case":[78],"industrial":[79],"circuit,":[80],"demonstrating":[81],"nearly":[83],"100":[84],"percent":[85],"expense":[89],"an":[91],"area":[92],"increase":[93],"about":[95],"5":[96],"percent.":[97]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}