{"id":"https://openalex.org/W1584149159","doi":"https://doi.org/10.1109/vts.2015.7116266","title":"ExTest scheduling for 2.5D system-on-chip integrated circuits","display_name":"ExTest scheduling for 2.5D system-on-chip integrated circuits","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1584149159","doi":"https://doi.org/10.1109/vts.2015.7116266","mag":"1584149159"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2015.7116266","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2015.7116266","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101543402","display_name":"Ran Wang","orcid":"https://orcid.org/0000-0002-1434-5662"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ran Wang","raw_affiliation_strings":["ECE Dept, Duke University, Durham, NC, USA","ECE Dept., Duke University, Durham, NC, USA"],"affiliations":[{"raw_affiliation_string":"ECE Dept, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]},{"raw_affiliation_string":"ECE Dept., Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100404163","display_name":"Guoliang Li","orcid":"https://orcid.org/0000-0003-1601-6640"},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Guoliang Li","raw_affiliation_strings":["AMD Inc., Shanghai, China","[AMD Inc., Shanghai, China]"],"affiliations":[{"raw_affiliation_string":"AMD Inc., Shanghai, China","institution_ids":[]},{"raw_affiliation_string":"[AMD Inc., Shanghai, China]","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100448452","display_name":"Rui Li","orcid":"https://orcid.org/0000-0002-2784-5519"},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Rui Li","raw_affiliation_strings":["AMD Inc., Shanghai, China","[AMD Inc., Shanghai, China]"],"affiliations":[{"raw_affiliation_string":"AMD Inc., Shanghai, China","institution_ids":[]},{"raw_affiliation_string":"[AMD Inc., Shanghai, China]","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113808564","display_name":"Jun Qian","orcid":null},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Jun Qian","raw_affiliation_strings":["AMD Inc. Shanghai, China","[AMD Inc., Shanghai, China]"],"affiliations":[{"raw_affiliation_string":"AMD Inc. Shanghai, China","institution_ids":[]},{"raw_affiliation_string":"[AMD Inc., Shanghai, China]","institution_ids":["https://openalex.org/I1311921367"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033880864","display_name":"Krishnendu Chakrabarty","orcid":"https://orcid.org/0000-0003-4475-6435"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krishnendu Chakrabarty","raw_affiliation_strings":["ECE Dept, Duke University, Durham, NC, USA","ECE Dept., Duke University, Durham, NC, USA"],"affiliations":[{"raw_affiliation_string":"ECE Dept, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]},{"raw_affiliation_string":"ECE Dept., Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101543402"],"corresponding_institution_ids":["https://openalex.org/I170897317"],"apc_list":null,"apc_paid":null,"fwci":2.2609,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.87284852,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interposer","display_name":"Interposer","score":0.8238409161567688},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5797045826911926},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5584786534309387},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5467749834060669},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5433443784713745},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5248793959617615},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5168724060058594},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.508510947227478},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4492109417915344},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.42178648710250854},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.37068891525268555},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3201189339160919},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3193541467189789},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10385137796401978},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.0856398344039917}],"concepts":[{"id":"https://openalex.org/C158802814","wikidata":"https://www.wikidata.org/wiki/Q6056418","display_name":"Interposer","level":4,"score":0.8238409161567688},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5797045826911926},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5584786534309387},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5467749834060669},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5433443784713745},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5248793959617615},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5168724060058594},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.508510947227478},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4492109417915344},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.42178648710250854},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37068891525268555},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3201189339160919},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3193541467189789},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10385137796401978},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0856398344039917},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.0},{"id":"https://openalex.org/C100460472","wikidata":"https://www.wikidata.org/wiki/Q2368605","display_name":"Etching (microfabrication)","level":3,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2015.7116266","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2015.7116266","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W128123307","https://openalex.org/W2098934023","https://openalex.org/W2101900253","https://openalex.org/W2102032581","https://openalex.org/W2135488595","https://openalex.org/W2144149750","https://openalex.org/W2154854069","https://openalex.org/W2587569842","https://openalex.org/W4285719527","https://openalex.org/W6605234255","https://openalex.org/W6675465584","https://openalex.org/W6733372655"],"related_works":["https://openalex.org/W2528892790","https://openalex.org/W2117988687","https://openalex.org/W2333804548","https://openalex.org/W2010808593","https://openalex.org/W1990828594","https://openalex.org/W2078553836","https://openalex.org/W2067111338","https://openalex.org/W51919102","https://openalex.org/W2108140302","https://openalex.org/W1527836777"],"abstract_inverted_index":{"Interposer-based":[0],"2.5D":[1,131],"integrated":[2],"circuits":[3],"(ICs)":[4],"enable":[5],"high-density":[6],"interconnects,":[7],"but":[8],"introduce":[9],"new":[10],"challenges":[11],"for":[12,121],"the":[13,43,47,55,61,67,75,86,98,105,109,140,143],"testing":[14,34],"of":[15,49,57,100,111,142],"a":[16,122,130],"system-on-chip":[17],"(SoC)":[18],"die":[19,40,124],"on":[20,74],"an":[21,26,38],"interposer.":[22],"This":[23],"paper":[24],"presents":[25],"efficient":[27],"ExTest":[28],"scheduling":[29,117],"strategy":[30],"that":[31,46],"implements":[32],"interconnect":[33],"between":[35],"tiles":[36,65],"inside":[37],"SoC":[39,68],"while":[41],"satisfying":[42],"practical":[44],"constraint":[45],"number":[48,56,99,110],"required":[50],"test":[51,87,102,113,145],"pins":[52,59],"cannot":[53],"exceed":[54],"available":[58],"at":[60],"chip":[62],"level.":[63],"The":[64,94],"in":[66,77,129,136],"are":[69,80,92],"divided":[70],"into":[71],"groups":[72],"based":[73],"manner":[76],"which":[78,133],"they":[79],"interconnected.":[81],"In":[82],"order":[83],"to":[84,138],"minimize":[85],"time,":[88],"two":[89],"optimization":[90,119],"solutions":[91],"introduced.":[93],"first":[95],"solution":[96,107],"minimizes":[97,108],"input":[101],"pins,":[103],"and":[104,118],"second":[106],"output":[112],"pins.":[114],"We":[115],"present":[116],"results":[120],"\u201cmonster\u201d":[123],"with":[125],"50":[126],"million":[127],"flip-flops":[128],"IC,":[132],"is":[134],"currently":[135],"production,":[137],"highlight":[139],"effectiveness":[141],"proposed":[144],"strategy.":[146]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}