{"id":"https://openalex.org/W1492988569","doi":"https://doi.org/10.1109/vts.2015.7116263","title":"Innovative practices session 3C: Advances in silicon debug & diagnosis","display_name":"Innovative practices session 3C: Advances in silicon debug & diagnosis","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1492988569","doi":"https://doi.org/10.1109/vts.2015.7116263","mag":"1492988569"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2015.7116263","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2015.7116263","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042908608","display_name":"Mike Ricchetti","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]},{"id":"https://openalex.org/I1335490905","display_name":"Synopsys (Switzerland)","ror":"https://ror.org/03mb54f81","country_code":"CH","type":"company","lineage":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"]}],"countries":["CH","US"],"is_corresponding":true,"raw_author_name":"Mike Ricchetti","raw_affiliation_strings":["Synopsys, USA","Synopsys, USA#TAB#"],"affiliations":[{"raw_affiliation_string":"Synopsys, USA","institution_ids":["https://openalex.org/I4210088951"]},{"raw_affiliation_string":"Synopsys, USA#TAB#","institution_ids":["https://openalex.org/I1335490905"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5042908608"],"corresponding_institution_ids":["https://openalex.org/I1335490905","https://openalex.org/I4210088951"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.01677729,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.8491905927658081},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7657979726791382},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7521780729293823},{"id":"https://openalex.org/keywords/standardization","display_name":"Standardization","score":0.5943353772163391},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5330340266227722},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.46384766697883606},{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.4422469139099121},{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.43949878215789795},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4066063165664673},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33184486627578735},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32141217589378357},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2819366455078125}],"concepts":[{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.8491905927658081},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7657979726791382},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7521780729293823},{"id":"https://openalex.org/C188087704","wikidata":"https://www.wikidata.org/wiki/Q369577","display_name":"Standardization","level":2,"score":0.5943353772163391},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5330340266227722},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.46384766697883606},{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.4422469139099121},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.43949878215789795},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4066063165664673},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33184486627578735},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32141217589378357},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2819366455078125},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2015.7116263","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2015.7116263","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5799999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3029046703","https://openalex.org/W2145876553","https://openalex.org/W2139221936","https://openalex.org/W2017861587","https://openalex.org/W2790811635","https://openalex.org/W2019727651","https://openalex.org/W1999544091","https://openalex.org/W2065974882","https://openalex.org/W2378767206","https://openalex.org/W2344039297"],"abstract_inverted_index":{"Debug":[0],"and":[1],"diagnosis":[2],"using":[3],"the":[4,71,75,81,100,107,110,120,139],"IEEE":[5,39,85,111],"1149.1":[6],"TAP":[7,20,101],"has":[8,58,65],"been":[9],"a":[10,29,89,127],"useful":[11],"tool":[12],"for":[13,15,146],"engineers":[14],"some":[16],"twenty":[17],"years.":[18],"The":[19],"however":[21,50],"is":[22,73],"limited":[23],"as":[24,131],"it":[25],"only":[26],"can":[27,123],"provide":[28],"single":[30],"full":[31],"duplex":[32],"data":[33],"stream":[34],"of":[35,56,109,137],"50":[36],"to":[37,47,54,94],"100mb/s.":[38],"1500":[40],"provides":[41],"higher":[42,128],"bandwidth":[43],"via":[44],"parallel":[45,63],"access":[46,53,64,95],"multiple":[48],"scan-channels":[49],"providing":[51],"physical":[52],"hundreds":[55],"pins":[57],"become":[59],"more":[60],"challenging.":[61],"This":[62,77],"little":[66],"benefit":[67],"in":[68,74],"debug":[69],"when":[70],"SoC":[72],"system.":[76],"presentation":[78],"focuses":[79],"on":[80],"solution":[82],"proposed":[83,132,140],"by":[84,133],"P1149.10":[86],"which":[87,118],"uses":[88],"packet":[90],"protocol":[91],"over":[92],"SERDES":[93],"on-chip":[96],"DFT":[97],"(instruments)":[98],"like":[99],"but":[102],"with":[103,126,144],"multi-gigabit":[104],"SERDES.":[105],"With":[106],"standardization":[108],"1149.1-2013":[112],"PDL":[113,122],"language":[114],"(Procedural":[115],"Description":[116],"Language)":[117],"abstracts":[119],"TAP,":[121],"be":[124],"used":[125],"speed":[129],"interface":[130],"P1149.10.":[134],"Use":[135],"cases":[136],"how":[138],"standard":[141],"are":[142],"shown":[143],"benefits":[145],"silicon":[147],"debug.":[148]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}