{"id":"https://openalex.org/W1522058371","doi":"https://doi.org/10.1109/vts.2015.7116258","title":"Innovative practices session 2C: New technologies, new challenges - 2","display_name":"Innovative practices session 2C: New technologies, new challenges - 2","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1522058371","doi":"https://doi.org/10.1109/vts.2015.7116258","mag":"1522058371"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2015.7116258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2015.7116258","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074124067","display_name":"Suraj Sindia","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Suraj Sindia","raw_affiliation_strings":["Intel, USA"],"affiliations":[{"raw_affiliation_string":"Intel, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5074124067"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.02137441,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.984499990940094,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.984499990940094,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.7177120447158813},{"id":"https://openalex.org/keywords/system-in-package","display_name":"System in package","score":0.6747840046882629},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.6146786212921143},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5709143280982971},{"id":"https://openalex.org/keywords/integrated-circuit-packaging","display_name":"Integrated circuit packaging","score":0.43944215774536133},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.4250502288341522},{"id":"https://openalex.org/keywords/manufacturing-engineering","display_name":"Manufacturing engineering","score":0.38492637872695923},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.37060749530792236},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3512200117111206},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33854618668556213},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2872561812400818},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.20940810441970825},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1914246678352356},{"id":"https://openalex.org/keywords/world-wide-web","display_name":"World Wide Web","score":0.15170010924339294}],"concepts":[{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.7177120447158813},{"id":"https://openalex.org/C146667757","wikidata":"https://www.wikidata.org/wiki/Q1457198","display_name":"System in package","level":3,"score":0.6747840046882629},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.6146786212921143},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5709143280982971},{"id":"https://openalex.org/C186260285","wikidata":"https://www.wikidata.org/wiki/Q759494","display_name":"Integrated circuit packaging","level":3,"score":0.43944215774536133},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.4250502288341522},{"id":"https://openalex.org/C117671659","wikidata":"https://www.wikidata.org/wiki/Q11049265","display_name":"Manufacturing engineering","level":1,"score":0.38492637872695923},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.37060749530792236},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3512200117111206},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33854618668556213},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2872561812400818},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.20940810441970825},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1914246678352356},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.15170010924339294},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2015.7116258","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2015.7116258","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.550000011920929}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2539834997","https://openalex.org/W1999811912","https://openalex.org/W4234040762","https://openalex.org/W2021829805","https://openalex.org/W2379511752","https://openalex.org/W2292252016","https://openalex.org/W1969058128","https://openalex.org/W2042694550","https://openalex.org/W2135395154","https://openalex.org/W4308086261"],"abstract_inverted_index":{"As":[0],"the":[1],"economics":[2],"of":[3],"traditional":[4],"devices":[5],"scaling":[6],"changes,":[7],"alternative":[8],"solutions":[9,26],"to":[10,67],"increase":[11],"transistor":[12],"counts":[13],"in":[14,41,60],"semiconductor":[15],"packages":[16],"are":[17],"being":[18],"explored,":[19],"including":[20],"various":[21],"multi-die":[22],"integration":[23,51],"techniques.":[24],"These":[25],"include":[27],"3D":[28,49],"die":[29],"stacking,":[30],"2.5D":[31,47],"with":[32],"dies":[33],"sitting":[34],"side-by-side":[35],"on":[36],"substrate,":[37],"Package-on-Package":[38],"(PoP),":[39],"System":[40],"Package":[42],"(SiP),":[43],"etc.":[44],"In":[45],"particular,":[46],"and":[48,56],"device":[50],"may":[52],"create":[53],"new":[54,69],"challenges":[55,58],"old":[57],"seen":[59],"multi-chip":[61],"module":[62],"(MCM)":[63],"manufacturing":[64],"also":[65],"re-appear":[66],"affect":[68],"users.":[70]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}