{"id":"https://openalex.org/W1533457843","doi":"https://doi.org/10.1109/vts.2015.7116253","title":"PPB: Partially-working processors binning for maximizing wafer utilization","display_name":"PPB: Partially-working processors binning for maximizing wafer utilization","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1533457843","doi":"https://doi.org/10.1109/vts.2015.7116253","mag":"1533457843"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2015.7116253","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2015.7116253","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101934240","display_name":"Da Cheng","orcid":"https://orcid.org/0000-0002-5171-2134"},"institutions":[{"id":"https://openalex.org/I32923980","display_name":"Xilinx (United States)","ror":"https://ror.org/01rb7bk56","country_code":"US","type":"company","lineage":["https://openalex.org/I32923980"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Da Cheng","raw_affiliation_strings":["Xilinx inc., San Jose, CA","Xilinx Inc., 2100 Logic Drive, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Xilinx inc., San Jose, CA","institution_ids":["https://openalex.org/I32923980"]},{"raw_affiliation_string":"Xilinx Inc., 2100 Logic Drive, San Jose, CA, USA","institution_ids":["https://openalex.org/I32923980"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100601790","display_name":"Sandeep K. Gupta","orcid":"https://orcid.org/0000-0002-2585-9378"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandeep K. Gupta","raw_affiliation_strings":["Department of Electrical Engineering, University of Southern California, Los Angeles, CA","Department of Electrical Engg., University of Southern California, Los Angeles, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, University of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Department of Electrical Engg., University of Southern California, Los Angeles, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5101934240"],"corresponding_institution_ids":["https://openalex.org/I32923980"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.02406056,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spare-part","display_name":"Spare part","score":0.8686091899871826},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7909954786300659},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7415223121643066},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6295515298843384},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5791035890579224},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5324550271034241},{"id":"https://openalex.org/keywords/wafer","display_name":"Wafer","score":0.5041393041610718},{"id":"https://openalex.org/keywords/cuda","display_name":"CUDA","score":0.4654574692249298},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43302592635154724},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.20968076586723328},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1367638111114502},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09742274880409241}],"concepts":[{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.8686091899871826},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7909954786300659},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7415223121643066},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6295515298843384},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5791035890579224},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5324550271034241},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.5041393041610718},{"id":"https://openalex.org/C2778119891","wikidata":"https://www.wikidata.org/wiki/Q477690","display_name":"CUDA","level":2,"score":0.4654574692249298},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43302592635154724},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.20968076586723328},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1367638111114502},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09742274880409241},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2015.7116253","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2015.7116253","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1692948408","https://openalex.org/W1996178597","https://openalex.org/W2033567707","https://openalex.org/W2058061684","https://openalex.org/W2078480013","https://openalex.org/W2125067970","https://openalex.org/W2145252892","https://openalex.org/W2152781336","https://openalex.org/W4233714602","https://openalex.org/W4244034697","https://openalex.org/W4244247246","https://openalex.org/W6637443009","https://openalex.org/W6670030596","https://openalex.org/W6682310341","https://openalex.org/W6825616103"],"related_works":["https://openalex.org/W2376859990","https://openalex.org/W2912704652","https://openalex.org/W2381161177","https://openalex.org/W2319226115","https://openalex.org/W830772239","https://openalex.org/W2970750595","https://openalex.org/W2366601680","https://openalex.org/W2392193501","https://openalex.org/W2738649048","https://openalex.org/W2344117897"],"abstract_inverted_index":{"Hardware":[0],"redundancy,":[1],"such":[2,49,56],"as":[3],"spare":[4],"processors":[5,28,42,52],"and":[6,29,55,92,119,137],"cores,":[7],"has":[8],"been":[9],"added":[10],"to":[11,15,63,125],"chip":[12],"multi-processors":[13],"(CMPs)":[14],"improve":[16,64],"yield":[17,65],"while":[18],"sustaining":[19],"all":[20],"functionalities":[21],"of":[22,46,73,100,111],"CMPs.":[23],"During":[24],"post-silicon":[25],"testing,":[26],"spares":[27],"cores":[30],"are":[31,53,58,78],"used":[32],"for":[33,115],"repair.":[34],"Even":[35],"after":[36],"repair,":[37],"some":[38,51],"CMPs":[39,50],"may":[40],"have":[41],"with":[43,148],"insufficient":[44],"number":[45,72],"cores;":[47],"in":[48,80],"disabled":[54,81],"chips":[57],"sold":[59],"at":[60],"lower":[61],"prices":[62],"per":[66,129,144],"area.":[67],"Despite":[68],"binning":[69],"on":[70,104],"the":[71,109,112,127,150],"processors,":[74],"substantial":[75],"functional":[76],"resources":[77],"wasted":[79],"components.":[82],"In":[83],"this":[84],"work,":[85],"we":[86],"propose":[87],"a":[88,93,105],"new":[89,94],"utility":[90],"function":[91],"repair":[95,138],"algorithm":[96],"which":[97],"enable":[98],"utilization":[99],"every":[101],"working":[102],"core":[103],"CMP.":[106],"We":[107],"demonstrate":[108],"benefits":[110],"proposed":[113],"approach":[114],"benchmarks":[116],"from":[117],"ISPASS":[118],"Nvidia":[120],"CUDA":[121],"SDK":[122],"using":[123],"GPGPU-sim":[124],"compute":[126],"instructions":[128],"cycle":[130],"(IPC).":[131],"Results":[132],"show":[133],"that":[134],"our":[135],"design":[136],"approaches":[139],"provide":[140],"above":[141],"50%":[142],"IPC":[143],"wafer":[145],"area":[146],"even":[147],"10x":[149],"current":[151],"defect":[152],"density.":[153]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}