{"id":"https://openalex.org/W1604992178","doi":"https://doi.org/10.1109/vts.2015.7116252","title":"A multi-layered methodology for defect-tolerance of datapath modules in processors","display_name":"A multi-layered methodology for defect-tolerance of datapath modules in processors","publication_year":2015,"publication_date":"2015-04-01","ids":{"openalex":"https://openalex.org/W1604992178","doi":"https://doi.org/10.1109/vts.2015.7116252","mag":"1604992178"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2015.7116252","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2015.7116252","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016645982","display_name":"Hsunwei Hsiung","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Hsunwei Hsiung","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA","Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, 90089-2562, USA"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, 90089-2562, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100601790","display_name":"Sandeep K. Gupta","orcid":"https://orcid.org/0000-0002-2585-9378"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandeep K. Gupta","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA","Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, 90089-2562, USA"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, 90089-2562, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5016645982"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.03514463,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9784324765205383},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7299352884292603},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6811110377311707},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.6381775140762329},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5690845847129822},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.5599405765533447},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5028640627861023},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.4672522246837616},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.43294984102249146},{"id":"https://openalex.org/keywords/floating-point-unit","display_name":"Floating-point unit","score":0.41269034147262573},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3946989178657532},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3601224422454834},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.29363110661506653},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.15466219186782837},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10292062163352966}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9784324765205383},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7299352884292603},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6811110377311707},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.6381775140762329},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5690845847129822},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.5599405765533447},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5028640627861023},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.4672522246837616},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.43294984102249146},{"id":"https://openalex.org/C110305270","wikidata":"https://www.wikidata.org/wiki/Q733507","display_name":"Floating-point unit","level":3,"score":0.41269034147262573},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3946989178657532},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3601224422454834},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.29363110661506653},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.15466219186782837},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10292062163352966},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C178790620","wikidata":"https://www.wikidata.org/wiki/Q11351","display_name":"Organic chemistry","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2015.7116252","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2015.7116252","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 IEEE 33rd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6600000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1702767802","https://openalex.org/W2015691124","https://openalex.org/W2073217565","https://openalex.org/W2074088899","https://openalex.org/W2103670614","https://openalex.org/W2109824347","https://openalex.org/W2110346044","https://openalex.org/W2112551075","https://openalex.org/W2120017516","https://openalex.org/W2141189134","https://openalex.org/W2146018705","https://openalex.org/W2159278058","https://openalex.org/W2160401437","https://openalex.org/W4205474030","https://openalex.org/W4233032247"],"related_works":["https://openalex.org/W1563413165","https://openalex.org/W2123623986","https://openalex.org/W4287899586","https://openalex.org/W2351423053","https://openalex.org/W2362381839","https://openalex.org/W3003157874","https://openalex.org/W2144340634","https://openalex.org/W2343601868","https://openalex.org/W2218448240","https://openalex.org/W2114770730"],"abstract_inverted_index":{"Technology":[0],"scaling":[1],"increases":[2],"circuits'":[3],"susceptibility":[4],"to":[5,20,38],"manufacturing":[6],"imperfections":[7],"and":[8,23,41,65,90,94],"dramatically":[9],"decreases":[10],"processor":[11,85],"yields.":[12],"Traditional":[13],"defect-tolerance":[14,43],"approaches":[15,44,79],"add":[16],"explicit":[17],"redundant":[18],"circuitry":[19],"improve":[21,80],"yield":[22],"hence":[24,95],"are":[25],"very":[26],"expensive":[27],"for":[28,45,54,63,70],"datapath":[29],"modules":[30],"in":[31],"processors.":[32,46],"We":[33,74],"propose":[34],"a":[35,50,59,83],"multi-layered":[36],"methodology":[37],"develop":[39,49],"new":[40],"efficient":[42],"Specifically,":[47],"we":[48],"microarchitecture":[51],"layer":[52,61,68],"approach":[53,62,69],"arithmetic":[55],"logic":[56],"units":[57,72],"(ALU),":[58],"circuit":[60],"multipliers,":[64],"an":[66],"ISA":[67],"floating-point":[71],"(FPU).":[73],"demonstrate":[75],"that":[76],"our":[77],"three":[78],"performance-per-fabricated-die-area":[81],"of":[82],"modern":[84],"core":[86],"by":[87],"3.5%,":[88],"2.4%,":[89],"at":[91],"least":[92],"9%,":[93],"collectively":[96],"provide":[97],"significant":[98],"gains.":[99]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}