{"id":"https://openalex.org/W1964631451","doi":"https://doi.org/10.1109/vts.2014.6818755","title":"Accelerated online error detection in many-core microprocessor architectures","display_name":"Accelerated online error detection in many-core microprocessor architectures","publication_year":2014,"publication_date":"2014-04-01","ids":{"openalex":"https://openalex.org/W1964631451","doi":"https://doi.org/10.1109/vts.2014.6818755","mag":"1964631451"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2014.6818755","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2014.6818755","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 32nd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045754571","display_name":"Manolis Kaliorakis","orcid":"https://orcid.org/0000-0002-8067-240X"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Manolis Kaliorakis","raw_affiliation_strings":["Dept. of Informatics & Telecomm., University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Informatics & Telecomm., University of Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032789590","display_name":"Mihalis Psarakis","orcid":"https://orcid.org/0000-0002-5359-619X"},"institutions":[{"id":"https://openalex.org/I154757721","display_name":"University of Piraeus","ror":"https://ror.org/02qs84g94","country_code":"GR","type":"education","lineage":["https://openalex.org/I154757721"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Mihalis Psarakis","raw_affiliation_strings":["Dept. of Informatics, University of Piraeus, Greece","Dept of Informatics, University of Piraeus, Greece#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Informatics, University of Piraeus, Greece","institution_ids":["https://openalex.org/I154757721"]},{"raw_affiliation_string":"Dept of Informatics, University of Piraeus, Greece#TAB#","institution_ids":["https://openalex.org/I154757721"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067900257","display_name":"Nikos Foutris","orcid":null},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nikos Foutris","raw_affiliation_strings":["Dept. of Informatics & Telecomm., University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Informatics & Telecomm., University of Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007119083","display_name":"Dimitris Gizopoulos","orcid":"https://orcid.org/0000-0002-1613-9061"},"institutions":[{"id":"https://openalex.org/I200777214","display_name":"National and Kapodistrian University of Athens","ror":"https://ror.org/04gnjpq42","country_code":"GR","type":"education","lineage":["https://openalex.org/I200777214"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitris Gizopoulos","raw_affiliation_strings":["Dept. of Informatics & Telecomm., University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Informatics & Telecomm., University of Athens, Greece","institution_ids":["https://openalex.org/I200777214"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.4869,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.95521896,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8861875534057617},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.774973452091217},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6522840261459351},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.5542428493499756},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.5498145818710327},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5139131546020508},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4999706745147705},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.46541905403137207},{"id":"https://openalex.org/keywords/single-core","display_name":"Single-core","score":0.41181710362434387},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40900248289108276},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.14042508602142334}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8861875534057617},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.774973452091217},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6522840261459351},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.5542428493499756},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.5498145818710327},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5139131546020508},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4999706745147705},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.46541905403137207},{"id":"https://openalex.org/C2780365336","wikidata":"https://www.wikidata.org/wiki/Q25047934","display_name":"Single-core","level":2,"score":0.41181710362434387},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40900248289108276},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.14042508602142334},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2014.6818755","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2014.6818755","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2014 IEEE 32nd VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5199999809265137,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320307791","display_name":"Cisco Systems","ror":"https://ror.org/03yt1ez60"},{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1968989269","https://openalex.org/W1974420955","https://openalex.org/W2000335122","https://openalex.org/W2006500015","https://openalex.org/W2042824599","https://openalex.org/W2046441569","https://openalex.org/W2062151021","https://openalex.org/W2088943630","https://openalex.org/W2095733582","https://openalex.org/W2103477679","https://openalex.org/W2122819799","https://openalex.org/W2151113616","https://openalex.org/W2162696040"],"related_works":["https://openalex.org/W2363677236","https://openalex.org/W2007964072","https://openalex.org/W2102140193","https://openalex.org/W2001031944","https://openalex.org/W1970479385","https://openalex.org/W2276000909","https://openalex.org/W1547865754","https://openalex.org/W2127157145","https://openalex.org/W2116570023","https://openalex.org/W2341418301"],"abstract_inverted_index":{"Forthcoming":[0],"many-core":[1,36,104,142,159],"processors":[2],"are":[3],"expected":[4],"to":[5,10,52,78,121,130,144,169,173],"be":[6,128],"highly":[7],"unreliable":[8],"due":[9,77],"their":[11,125],"high":[12],"design":[13],"complexity":[14],"and":[15,46,89],"aggressive":[16],"manufacturing":[17],"technology":[18],"scaling.":[19],"Online":[20],"functional":[21,31],"testing":[22],"is":[23],"an":[24,167],"attractive":[25],"low-cost":[26],"error":[27,32],"detection":[28,33,147],"solution.":[29],"A":[30],"scheme":[34],"for":[35,141],"architectures":[37,69,105,143],"can":[38,127],"easily":[39],"employ":[40],"existing":[41],"techniques":[42],"from":[43],"single-core":[44],"microprocessors":[45],"exploit":[47],"the":[48,54,60,73,86,90,99,109,153],"available":[49],"massive":[50],"parallelism":[51],"reduce":[53],"total":[55],"test":[56,64,113,119,137,176],"execution":[57,62,110,178],"time.":[58],"However,":[59],"straightforward":[61],"of":[63,103,111,124,148],"programs":[65,120],"on":[66,81,156],"such":[67],"parallel":[68,112],"does":[70],"not":[71],"achieve":[72],"maximum":[74],"theoretical":[75],"speedup":[76,171],"severe":[79],"congestion":[80],"common":[82],"hardware":[83],"resources,":[84],"especially":[85],"shared":[87],"memory":[88,100],"interconnection":[91],"network.":[92],"In":[93],"this":[94],"paper,":[95],"we":[96,116,134],"first":[97],"identify":[98,122],"hierarchy":[101],"parameters":[102],"that":[106],"slow":[107],"down":[108],"programs.":[114],"Then,":[115],"study":[117],"typical":[118],"which":[123],"parts":[126],"parallelized":[129],"improve":[131],"performance.":[132],"Finally,":[133],"propose":[135],"a":[136,157,174],"program":[138,177],"parallelization":[139],"methodology":[140,155],"accelerate":[145],"online":[146],"permanent":[149],"faults.":[150],"We":[151],"evaluate":[152],"proposed":[154],"popular":[158],"architecture,":[160],"Intel's":[161],"Single-chip":[162],"Cloud":[163],"Computer":[164],"(SCC)":[165],"showing":[166],"up":[168],"47.6X":[170],"compared":[172],"serial":[175],"approach.":[179]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}