{"id":"https://openalex.org/W2001795517","doi":"https://doi.org/10.1109/vts.2013.6548945","title":"Special session 12B: Panel post-silicon validation &amp; test in huge variance era","display_name":"Special session 12B: Panel post-silicon validation &amp; test in huge variance era","publication_year":2013,"publication_date":"2013-04-01","ids":{"openalex":"https://openalex.org/W2001795517","doi":"https://doi.org/10.1109/vts.2013.6548945","mag":"2001795517"},"language":"en","primary_location":{"id":"doi:10.1109/vts.2013.6548945","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548945","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"},"type":"conference-abstract","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010763159","display_name":"Takahiro Yamaguchi","orcid":"https://orcid.org/0000-0003-0325-8878"},"institutions":[{"id":"https://openalex.org/I4210103901","display_name":"Advantest (Japan)","ror":"https://ror.org/01bvpmp82","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210103901"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takahiro J. Yamaguchi","raw_affiliation_strings":["Advantest Laboratories Ltd./University of Tokyo","Advantest Laboratories Ltd./University of Tokyo#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Advantest Laboratories Ltd./University of Tokyo","institution_ids":["https://openalex.org/I74801974","https://openalex.org/I4210103901"]},{"raw_affiliation_string":"Advantest Laboratories Ltd./University of Tokyo#TAB#","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068070739","display_name":"Jacob A. Abraham","orcid":"https://orcid.org/0000-0002-5336-5631"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jacob A. Abraham","raw_affiliation_strings":["Universityof Texas at Austin"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Universityof Texas at Austin","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083312864","display_name":"Gordon W. Roberts","orcid":"https://orcid.org/0000-0002-4880-0272"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gordon W. Roberts","raw_affiliation_strings":["McGill University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"McGill University","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113724917","display_name":"Suriyaprakash Natarajan","orcid":"https://orcid.org/0000-0002-5499-4341"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"Suriyaprakash Natarajan","raw_affiliation_strings":["Intel","Intel#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel","institution_ids":["https://openalex.org/I4210158342"]},{"raw_affiliation_string":"Intel#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038424552","display_name":"Dennis Ciplickas","orcid":null},"institutions":[{"id":"https://openalex.org/I65376102","display_name":"PDF Solutions (United States)","ror":"https://ror.org/007737841","country_code":"US","type":"company","lineage":["https://openalex.org/I65376102"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dennis Ciplickas","raw_affiliation_strings":["PDF Solutions","[PDF Solutions]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PDF Solutions","institution_ids":["https://openalex.org/I65376102"]},{"raw_affiliation_string":"[PDF Solutions]","institution_ids":["https://openalex.org/I65376102"]}]}],"institutions":[],"countries_distinct_count":4,"institutions_distinct_count":7,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12039","display_name":"Electron and X-Ray Spectroscopy Techniques","score":0.9914000034332275,"subfield":{"id":"https://openalex.org/subfields/2508","display_name":"Surfaces, Coatings and Films"},"field":{"id":"https://openalex.org/fields/25","display_name":"Materials Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.5908877849578857},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5718886852264404},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5321198105812073},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.5089857578277588},{"id":"https://openalex.org/keywords/electronics","display_name":"Electronics","score":0.4806472361087799},{"id":"https://openalex.org/keywords/variance","display_name":"Variance (accounting)","score":0.4412556290626526},{"id":"https://openalex.org/keywords/resolution","display_name":"Resolution (logic)","score":0.42413127422332764},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4200272858142853},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4113152325153351},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.391422301530838},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3651407063007355},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3326825201511383},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31582313776016235},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2700147330760956},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2252766191959381}],"concepts":[{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.5908877849578857},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5718886852264404},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5321198105812073},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.5089857578277588},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.4806472361087799},{"id":"https://openalex.org/C196083921","wikidata":"https://www.wikidata.org/wiki/Q7915758","display_name":"Variance (accounting)","level":2,"score":0.4412556290626526},{"id":"https://openalex.org/C138268822","wikidata":"https://www.wikidata.org/wiki/Q1051925","display_name":"Resolution (logic)","level":2,"score":0.42413127422332764},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4200272858142853},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4113152325153351},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.391422301530838},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3651407063007355},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3326825201511383},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31582313776016235},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2700147330760956},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2252766191959381},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C121955636","wikidata":"https://www.wikidata.org/wiki/Q4116214","display_name":"Accounting","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/vts.2013.6548945","is_oa":false,"landing_page_url":"https://doi.org/10.1109/vts.2013.6548945","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE 31st VLSI Test Symposium (VTS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5400000214576721,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2042913821","https://openalex.org/W2372289614","https://openalex.org/W2629813803","https://openalex.org/W2041067810","https://openalex.org/W2250518232","https://openalex.org/W3199170188","https://openalex.org/W2360137025","https://openalex.org/W2362738566","https://openalex.org/W2469843853","https://openalex.org/W2058427551"],"abstract_inverted_index":{"At":[0,40],"the":[1,16,30,41,59,132],"1999":[2],"ITC,":[3,43],"Pat":[4],"Gelsinger":[5],"from":[6,45,116],"Intel":[7,60],"delivered":[8],"an":[9,50,69,174],"important":[10],"keynote":[11],"address":[12],"where":[13],"he":[14],"outlined":[15],"need":[17],"for":[18,97],"a":[19,36,63],"low-pin":[20,71,110,176],"count":[21,72,111,177],"tester":[22],"with":[23,49,68,173],"lower":[24],"performance":[25],"pin":[26],"electronics":[27],"to":[28,57,80,92,120,130,145,160,166],"meet":[29,58],"stringent":[31],"test":[32,52],"cost":[33],"requirements":[34],"of":[35,107,150],"billion":[37],"transistor":[38],"machine.":[39],"2009":[42],"engineers":[44],"AMD":[46],"came":[47],"forward":[48],"I/O":[51],"solution":[53],"that":[54],"is":[55,158],"believed":[56],"challenge":[61],"using":[62],"cash-resident":[64],"self-testing":[65],"strategy":[66],"combined":[67,172],"external":[70,104,175],"tester.":[73],"How":[74,124,139],"can":[75,125,140],"we":[76],"drive":[77],"major":[78],"challenges":[79],"post-silicon":[81],"validation":[82],"and":[83,103,154],"in":[84,148],"huge":[85,167],"variance":[86],"era?":[87],"Technology":[88],"scaling":[89],"enables":[90],"us":[91],"trade":[93],"off":[94],"amplitude":[95],"resolution":[96,127,142],"time":[98,126],"resolution.":[99],"Accordingly,":[100],"both":[101,151],"internal":[102],"tests,":[105],"some":[106],"which":[108,169],"use":[109],"testers,":[112],"are":[113],"also":[114],"shifting":[115],"voltage":[117],"centric":[118,122,134],"tests":[119,135],"timing":[121,133],"tests.":[123],"be":[128,143,171],"used":[129],"push":[131],"beyond":[136],"current":[137],"limitations?":[138],"spatial":[141],"realized":[144],"enhance":[146],"yields":[147],"terms":[149],"die-to-die":[152],"variations":[153],"within-die":[155],"variations?":[156],"What":[157],"necessary":[159],"provide":[161],"robust":[162],"on-chip":[163],"solutions":[164],"subject":[165],"variations,":[168],"may":[170],"tester?":[178]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}
